- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368630 > TDA8768AH7 (NXP Semiconductors N.V.) 12-bit, 70 Msps Analog-to-Digital Converter (ADC) PDF資料下載
參數(shù)資料
| 型號： | TDA8768AH7 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 12-bit, 70 Msps Analog-to-Digital Converter (ADC) |
| 中文描述： | 12位，70 Msps的模擬到數(shù)字轉(zhuǎn)換器（ADC） |
| 文件頁數(shù)： | 11/32頁 |
| 文件大?。?/td> | 915K |
| 代理商： | TDA8768AH7 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Philips Semiconductors
TDA8768A
12-bit, 70 Msps Analog-to-Digital Converter (ADC)
Product data
Rev. 02 — 03 July 2002
11 of 32
9397 750 09656
Koninklijke Philips Electronics N.V. 2002. All rights reserved.
[1]
[2]
D = guaranteed by design; C = guaranteed by characterization; I = 100% industrially tested.
The circuit has two clock inputs: CLK and CLK. There are 5 modes of operation:
a) PECL mode 1: (DC level vary 1:1 with V
CCD
) CLK and CLK inputs are at differential PECL levels.
b) PECL mode 2: (DC level vary 1:1 with V
CCD
) CLK input is at PECL level and sampling is taken on the falling edge of the clock input
signal. A DC level of 3.65 V has to be applied on CLK decoupled to GND via a 100 nF capacitor.
c) PECL mode 3: (DC level vary 1:1 with V
CCD
) CLK input is at PECL level and sampling is taken on the rising edge of the clock input
signal. A DC level of 3.65 V has to be applied on CLK decoupled to GND via a 100 nF capacitor.
d) Differential AC driving mode 4: When driving the CLK input directly and with any AC signal of minimum 1 V (p-p) and with a DC level
of 2.5 V, the sampling takes place at the falling edge of the clock signal.
When driving the CLK input with the same signal, sampling takes place at the rising edge of the clock signal. It is recommended to
decouple the CLK or CLK input to DGND via a 100 nF capacitor.
e) TTL mode 1: CLK input is at TTL level and sampling is taken on the falling edge of the clock input signal.
In that case CLK pin has to be connected to the ground.
The ADC input range can be adjusted with an external reference connected to V
ref
pin. This voltage has to be referenced to V
CCA
;
see
Figure 12
.
The
3 dB analog bandwidth is determined by the 3 dB reduction in the reconstructed output, the input being a full-scale sine wave.
Total Harmonic Distortion (THD) is obtained with the addition of the first five harmonics:
[3]
[4]
[5]
where F is the fundamental harmonic referenced at 0 dB for a full-scale sine wave input; see
Figure 6
.
Signal-to-noise ratio (SNR) takes into account all harmonics above five and noise up to nyquist frequency; see
Figure 8
.
Effective number of bits are obtained via a Fast Fourier Transform (FFT). The calculation takes into account all harmonics and noise up
to half of the clock frequency (Nyquist frequency). Conversion to SINAD is given by SINAD = ENOB
×
6.02 + 1.76 dB; see
Figure 5
.
Intermodulation measured relative to either tone with analog input frequencies of 20 and 20.1 MHz. The two input signals have the
same amplitude and the total amplitude of both signals provides full-scale to the converter (
6 dB below full scale for each input signal).
d3
(IM3)
is the ratio of the RMS value of either input tone to the RMS value of the worst case third order intermodulation product.
Output data acquisition: the output data is available after the maximum delay of t
d
; see
Figure 3
.
[6]
[7]
[8]
[9]
3-state output delay times; see
Figure 4
t
dZH
enable HIGH
t
dZL
enable LOW
t
dHZ
disable HIGH
t
dLZ
disable LOW
C
C
C
C
-
-
-
-
5.1
7.0
9.7
9.5
9.0
11
14
13
ns
ns
ns
ns
Table 6:
V
CCA
= V
2
to V
44
, V
3
to V
4
and V
41
to V
40
= 4.75 to 5.25 V; V
CCD
= V
37
to V
38
and V
15
to V
17
= 4.75 to 5.25 V;
V
CCO
= V
33
to V
34
= 3.0 to 3.6 V; AGND and DGND shorted together; T
amb
=
40 to 85
°
C; V
I(p-p)
V
I(p-p)
= 1.9 V;
V
ref
= V
CCA3
1.75 V; V
I(CM)
= V
CCA3
1.6V; typical values measured at V
CCA
= V
CCD
= 5 V and V
CCO
= 3.3 V T
amb
= 25
°
C
and C
L
= 10 pF; unless otherwise specified.
Symbol
Parameter
Conditions
Characteristics
…continued
Test
[1]
Min
Typ
Max
Unit
THD
20 log
-------------------------------------------------------------------------------------------------------------------------------------
(
2
2
F
2
2
2
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA8768 | 12-bit high-speed Analog-to-Digital Converter ADC |
| TDA8768H | 12-bit high-speed Analog-to-Digital Converter ADC |
| TDA8769 | 12-bit, 60/80/105 Msps Analog-to-Digital Converter (ADC) Nyquist/high IF sampling |
| TDA8771A | Triple 8-bit video Digital-to-Analog Converter DAC |
| TDA8772 | Triple 8-bit video digital-to-analog converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA8768H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:12-bit high-speed Analog-to-Digital Converter ADC |
| TDA8768H/4 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:12-bit high-speed Analog-to-Digital Converter ADC |
| TDA8768H/5 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:12-bit high-speed Analog-to-Digital Converter ADC |
| TDA8769 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:12-bit, 60/80/105 Msps Analog-to-Digital Converter (ADC) Nyquist/high IF sampling |
| TDA8771 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC without Color Palette |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。