參數(shù)資料
型號: TDA7705
廠商: STMICROELECTRONICS
元件分類: 接收器
英文描述: AUDIO/VIDEO DEMODULATOR, PQFP64
封裝: 10 X 10 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, LQFP-64
文件頁數(shù): 6/42頁
文件大?。?/td> 396K
代理商: TDA7705
Function description
TDA7705
Doc ID 15938 Rev 8
The sequence consists of the following phases:
START: SDA line transitioning from H to L with SCL fixed H. This signifies a new
transmission is starting;
data latching: on the rising SCL edge. The SDA line can transition only when SCL is
low (otherwise its transitions are interpreted as either a START or a STOP transition);
ACKnowledge: on the 9th SCL pulse the P keeps the SDA line H, and the TDA7705
pulls it down if communication has been successful. Lack of the acknowledge pulse
generation from the TDA7705 means that the communication has failed;
a chip address byte must be sent at the beginning of the transmission. The value can
be C2 or C8 (according to the mode chosen at start-up during boot) for "write";
as many data bytes as needed can follow the address before the communication is
terminated. See the next section for details on the frame format;
STOP: SDA line transitioning from L to H with SCL H. This signifies the end of the
transmission.
Red lines represent transmissions from the TDA7705 to the P.
A "read" communication example is shown in the figure below, for an unspecified number of
data bytes (see later on for frame structure decription):
Figure 4.
I2C "read" sequence
The sequence is very similar to the "write" one and has the same constraints for start, stop,
data latching. The differences follow:
a chip address must always be sent by the P to the TDA7705; the address must be C3
(if C2 had been selected at boot) or C9 (if C8 had been selected at boot);
a header is transmitted after the chip address (the same happens for "write") before
data are transferred from the TDA7705 to the P. See the relevant technical
documentation for details on the frame format;
when data are transmitted from the TDA7705 to the P, the P keeps the SDA line H;
the ACKnowledge pulse is generated by the P for those data bytes that are sent by the
TDA7705 to the P. Failure of the P to generate an ACK pulse on the 9th CLK pulse
has the same effect on the TDA7705 as a STOP.
The max. clock speed is 500 kbit/s.
2.13.3
SPI bus protocol
SPI requires four signals: clock (CLK), master output/slave input (MOSI - for communication
from the P to the TDA7705), master input/slave output (MISO - for communication from the
TDA7705 to the P), chip select (CS). CLK is generated by the master device and is used
for synchronization. MOSI and MISO are the data lines. The CS line is unique for each
device in an SPI bus. The P pulls low the TDA7705 CS line to select it for communication.
The protocol does not foresee any transmission acknowledgement.
The SPI protocol has four possible modes of operation as far as data latching is concerned:
SDA
a7
a6
a0
d7
d6
d0
SCL
clk1
clk2
clk8
clk9
clk1
clk2
clk8
clk9
START
address
ACK
data
ACK
STOP
相關PDF資料
PDF描述
TDA7718NTR SPECIALTY CONSUMER CIRCUIT, PDSO28
TDA7718N SPECIALTY CONSUMER CIRCUIT, PDSO28
TDA7719 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDSO28
TDA7719TR 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDSO28
TDA7850AH 30 W, 4 CHANNEL, AUDIO AMPLIFIER, ZFM27
相關代理商/技術參數(shù)
參數(shù)描述
TDA7705_10 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Highly integrated tuner for AM/FM car radio
TDA7705TR 功能描述:音頻放大器 Highly Int Tuner AM/FM Car Radio RoHS:否 制造商:STMicroelectronics 產品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel
TDA7706 功能描述:調諧器 HD Radio Chipset Dual RF Front-End IC RoHS:否 制造商:NXP Semiconductors 功能: 噪聲系數(shù): 工作電源電壓: 最小工作溫度: 最大工作溫度:
TDA7706CB 制造商:STMicroelectronics 功能描述:MID INFOTAINMENT - Trays
TDA7706M 制造商:STMicroelectronics 功能描述:SADA_Highly integrated tuner for AM/FM car-radio