參數(shù)資料
型號: TDA7313
廠商: STMICROELECTRONICS
元件分類: 音頻控制
英文描述: 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDIP28
封裝: DIP-28
文件頁數(shù): 13/14頁
文件大?。?/td> 2968K
代理商: TDA7313
I
2C BUS INTERFACE
Data transmission from microprocessor to the
TDA7313 and viceversa takes place thru the 2
wires I
2C BUS interface, consisting of the two
lines SDA and SCL (pull-up resistors to positive
supply voltage must be connected).
Data Validity
As shown in fig. 17, the data on the SDA line
must be stable during the high period of the clock.
The HIGH and LOW state of the data line can
only change when the clock signal on the SCL
line is LOW.
Start and Stop Conditions
As shown in fig.18 a start condition is a HIGH to
LOW transition of the SDA line while SCL is
HIGH. The stop condition is a LOW to HIGH tran-
sition of the SDA line while SCL is HIGH.
Byte Format
Every byte transferred on the SDA line must con-
tain 8 bits. Each byte must be followed by an ac-
knowledge bit. The MSB is transferred first.
Acknowledge
The master (
P) puts a resistive HIGH level on the
SDA line during the acknowledge clock pulse (see
fig. 19). The peripheral (audioprocessor) that ac-
knowledges has to pull-down (LOW) the SDA line
during the acknowledge clock pulse, so that the
SDA line is stable LOW during this clock pulse.
The audioprocessor which has been addressed
has to generate an acknowledge after the recep-
tion of each byte, otherwise the SDA line remains
at the HIGH level during the ninth clock pulse
time. In this case the master transmitter can gen-
erate the STOP information in order to abort the
transfer.
Transmission without Acknowledge
Avoiding to detect the acknowledge of the audio-
processor, the
P can use a simplier transmis-
sion: simply it waits one clock without checking
the slave acknowledging, and sends the new
data.
This approach of course is less protected from
misworking and decreases the noise immunity.
Figure 17: Data Validity on the I
2CBUS
Figure 16: Typical Tone Response (with the ext.
components indicated in the test
circuit)
Figure 15: Bass Resistance vs. Temperature
TDA7313
8/14
相關(guān)PDF資料
PDF描述
TDA7313D 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDSO28
TDA7313D013TR 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDSO28
TDA7314 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDIP24
TDA7317 2 CHANNEL(S), EQUALIZER CIRCUIT, PDIP30
TDA7318 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDIP28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TDA7313D 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DIGITAL CONTROLLED STEREO AUDIO PROCESSOR WITH LOUDNESS
TDA7313N 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DIGITAL CONTROLLED STEREO AUDIO PROCESSOR WITH LOUDNESS
TDA7313ND 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DIGITAL CONTROLLED STEREO AUDIO PROCESSOR WITH LOUDNESS
TDA7314 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DIGITAL CONTROLLED AUDIO PROCESSOR WITH LOUDNESS
TDA7315 功能描述:音頻 DSP Digital Audio Proc RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube