- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383940 > TDA4688 (NXP SEMICONDUCTORS) Video processor with automatic cut-off control PDF資料下載
參數(shù)資料
| 型號： | TDA4688 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費家電 |
| 英文描述： | Video processor with automatic cut-off control |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PDIP28 |
| 文件頁數(shù)： | 8/24頁 |
| 文件大?。?/td> | 130K |
| 代理商： | TDA4688 |
1997 Jun 23
8
Philips Semiconductors
Product specification
Video processor with automatic cut-off control
TDA4688
A
UTO
-
INCREMENT
The auto-increment format enables quick slave receiver
initialization by one transmission, when the I
2
C-bus control
bit BREN = 0 (see control register bits of Table 1).
If BREN = 1 auto-increment is not possible.
If the auto-increment format is selected, the MAD byte is
followed by a SAD byte and by the data bytes of
consecutive subaddresses (see Fig.5).
All subaddresses from 00H to 0FH are automatically
incremented, the subaddress counter wraps round from
0FH to 00H. Reserved subaddresses 07H, 08H, 09H,
0BH and 0FH are treated as legal but have no effect.
Subaddresses outside the range 00H and 0FH are not
acknowledged by the device.
Subaddresses are stored in the TDA4688 to address the
following parameters and functions (see Table 1):
Brightness adjust
Saturation adjust
Contrast adjust
Hue control voltage
RGB gain adjust
Peak drive limiting adjust
Control register functions.
The data bytes D7 to D0 (see Table 1) provide the data of
the parameters and functions for video processing.
C
ONTROL REGISTER
1
NMEN (NTSC Matrix Enable):
0 = PAL/SECAM matrix
1 = NTSC matrix.
BREN (Buffer Register Enable):
0 = new data is executed as soon as it is received
1 = data is stored in buffer registers and is transferred to
the data registers during the next vertical blanking
interval.
The I
2
C-bus receiver does not accept any new data until
this data is transferred into the data registers.
SC5 (SandCastle 5 V):
0 = 3-level sandcastle pulse
1 = 2-level (5 V) sandcastle pulse.
C
ONTROL REGISTER
2
FSON2 (Fast Switch 2 ON).
FSDIS2 (Fast Switch 2 Disable).
FSON1 (Fast Switch 1 ON).
FSDIS1 (Fast Switch 1 Disable).
The RGB input signals are selected by FSON2 and
FSON1 or FSW
2
and FSW
1
:
FSON2 has priority over FSON1
FSW
2
has priority over FSW
1
FSDIS1 and FSDIS2 disable FSW
1
and FSW
2
(see Table 2).
BCOF (Black level Control Off):
0 = automatic cut-off control enabled
1 = automatic cut-off control disabled; RGB outputs are
clamped to fixed DC levels.
C
ONTROL REGISTER
3
MOD2 (output clamp MODe2):
0 = inactive
1 = output clamping, but brightness inactive.
When MOD2 = 1 and BCOF = 1 output clamp is enabled
and brightness adjust is disabled (for clamping purposes
of following RGB receivers).
(BCOF = 0) AND (MOD2 = 1); from the description given
above the influence on the clamping stage is contradictory.
Consequently, there is no purpose to this combination and
it makes no sense to switch this combination.
When the supply voltage has dropped below
approximately 6.0 V (usually occurs when the TV receiver
is switched on or the supply voltage is interrupted) all data
and function bits are set to 01H.
相關PDF資料 |
PDF描述 |
|---|---|
| TDA4689 | Video processor with automatic cut-off control |
| TDA4691 | Sync Processor with Clock SPC |
| TDA4691T | Sync Processor with Clock SPC |
| TDA4860 | Vertical deflection power amplifier for monitors |
| TDA4861 | Vertical deflection power amplifier for monitors |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TDA4689 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Video processor with automatic cut-off control |
| TDA4691 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Sync Processor with Clock SPC |
| TDA4691T | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Sync Processor with Clock SPC |
| TDA4700 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Control IC for Single-Ended and Push-Pull Switched-Mode Power Supplies SMPS |
| TDA4700A | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Control IC for Single-Ended and Push-Pull Switched-Mode Power Supplies SMPS |
發(fā)布緊急采購，3分鐘左右您將得到回復。