參數(shù)資料
型號: TDA1314
廠商: NXP Semiconductors N.V.
英文描述: Quadruple filter DAC
中文描述: 四重過濾數(shù)模轉(zhuǎn)換器
文件頁數(shù): 12/15頁
文件大小: 139K
代理商: TDA1314
August 1994
13
Philips Semiconductors
Product specification
Quadruple filter DAC
TDA1314T
APPLICATION INFORMATION
The application diagram is illustrated in Fig.6.
All pins used for testing (pins 1, 2, 23, 27 and 28 need not
to be connected due to internal resistors being connected
to ground or being used as test outputs. In the normal
free-running mode it is also not required to connect pin 3.
Jitter on the clock edges of MCLK must be as low as
possible so as not to deteriorate the DAC THD
performance. The jitter time must not be greater than
30 ns.
V
ref
is the voltage reference pin with an internal resistor
divider. A capacitor of 22
μ
F is used to get the specified
power ripple rejection ratio.
The output operational amplifiers are current-to-voltage
converters by means of the 3 kW resistors connected
between the DAC current outputs (pins 10, 12, 17 and 19)
and the voltage outputs (pins 11, 13, 18 and 20)
respectively. The voltage on the DAC current outputs is
equal to the operational amplifiers virtual ground at V
ref
in
the event that the operational amplifier is used according
to the application diagram of Fig.6.
Care should be taken, in order to reduce the
electromagnetic compatibility (EMC) that the bandwidth of
the digital signals being applied to pins MCLK, WS, SCK,
SDF and SDR is not larger than necessary. This can be
achieved by controlling the slew rate of the digital source
outputs or connecting a series resistor close to the digital
source output of the driving circuits.
The resistor connected between R
ref
(pin 14) and ground
is the current reference of the DACs. The voltage on R
ref
is
equal to V
ref
.
On the printed-circuit board V
SSA
(pin 7) is also the
substrate and has the most negative voltage of the IC, a
large as possible ground plane is therefore recommended.
The connection between V
SSA
, V
SSD
and V
SSO
must be as
short as possible. Pins V
DDO
and V
DDA
(pins 9 and 16)
must have capacitors connected to the V
SSA
ground plane
closest to the chip. Pin V
DDD
(pin 8) is fed via a small series
resistor (25
). This resistor must be connected as close
as possible to pin 8.
The POWER-UP (pin 22) is connected via an electrolytic
capacitor to ground. This results in a smooth rising of the
DAC output currents at power-on. If this is not required
then this capacitor can be omitted.
Suppression of the higher harmonics by the up-sample
filter should be sufficient to protect the amplifiers and the
tweeter loudspeakers from excessive HF noise. The band
around 4f
s
cannot be attenuated by the 4ASF filter and is
only attenuated by the sample-and-hold effect of the DAC.
At frequencies above 100 kHz, additional attenuation
achieved by the 1st order post filter, which is built around
the buffer operational amplifiers. In total a 2nd order level
of filtering can be found above 100 kHz. In terms of power
the audio out-of-band power is approximately 15
×
10
4
of
the audio in-band power.
相關(guān)PDF資料
PDF描述
TDA1314T Quadruple filter DAC
TDA1315 Digital audio input/output circuit DAIO
TDA1315H Digital audio input/output circuit DAIO
TDA1373H General Digital Input GDIN
TDA1386 Noise shaping filter DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TDA1314T 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Quadruple filter DAC
TDA1315 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital audio input/output circuit DAIO
TDA1315H 制造商:NXP Semiconductors 功能描述:SPECIALTY CONSUMER CIRCUIT, PQFP44
TDA1315HB-S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Audio
TDA1319 制造商:未知廠家 制造商全稱:未知廠家 功能描述: