- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384962 > TCS59SM708AFT-75 (Toshiba Corporation) 4M×4Banks×8Bits Synchronous DRAM(4組4M×8位同步動(dòng)態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | TCS59SM708AFT-75 |
| 廠商： | Toshiba Corporation |
| 英文描述： | 4M×4Banks×8Bits Synchronous DRAM(4組4M×8位同步動(dòng)態(tài)RAM) |
| 中文描述： | 4米× 4Banks × 8位同步DRAM（4組4米× 8位同步動(dòng)態(tài)RAM）的 |
| 文件頁(yè)數(shù)： | 39/49頁(yè) |
| 文件大?。?/td> | 2421K |
| 代理商： | TCS59SM708AFT-75 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)當(dāng)前第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)
TC59SM716/08/04AFT/AFTL-70,-75,-80
2000-02-08 39/49
Addressing sequence example (Burst Length
=
8 and input address is 13.)
Interleave Mode
Sequential Mode
DATA
A8
A7
A6
A5
A4
A3
A2
A1
A0 ADD
ADD
Data0
0
0
0
0
0
1
1
0
1
13
13
13
Data1
0
0
0
0
0
1
1
0
0
12
13
+
1
14
Data2
0
0
0
0
0
1
1
1
1
15
13
+
2
15
Data3
0
0
0
0
0
1
1
1
0
14
13
+
3
8
Data4
0
0
0
0
0
1
0
0
1
9
13
+
4
9
Data5
0
0
0
0
0
1
0
0
0
8
13
+
5
10
Data6
0
0
0
0
0
1
0
1
1
11
13
+
6
11
Data7
0
0
0
0
0
1
0
1
0
10
13
+
7
12
calculated using
A2, A1 and A0 bits
not carry from
A2
to A3 bit.
CAS Latency field (A6~A4)
This field specifies the number of clock cycles from the assertion of the Read command to the first data
read. The minimum values of CAS Latency depends on the frequency of CLK. The minimum value must be
set in this field.
A6
A5
A4
CAS
Latency
0
1
0
2 clock
0
1
1
3 clock
Test mode entry bit (A7)
This bit is used to enter Test mode and must be set to 0 for normal operation.
Reserved bits (A8, A10, A11, BS0, BS1)
These bits are reserved for future operations. They must be set to 0 for normal operation.
Single Write mode (A9)
This bit is used to select the write mode. When the A9 bit is 0, Burst Read and Burst Write mode are
selected. When the A9 bit is 1, Burst Read and Single Write mode are selected.
A9
Write Mode
0
Burst Read and Burst Write
1
Burst Read and Single Write
Read Cycle
CAS
Latency
=
3
Command
Read
13
0
1
2
3
4
5
6
7
8
9
10
11
DQ0~DQ7
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
Address
Data
Address
Interleave mode
13
12
15
14
9
8
11
10
13
14
15
8
9
10
11
12
Sequential mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TCS59SM708AFT-80 | 4M×4Banks×8Bits Synchronous DRAM(4組4M×8位同步動(dòng)態(tài)RAM) |
| TCS59SM708AFTL-70 | 4M×4Banks×8Bits Synchronous DRAM(4組4M×8位同步動(dòng)態(tài)RAM) |
| TCS59SM708AFTL-75 | 4M×4Banks×8Bits Synchronous DRAM(4組4M×8位同步動(dòng)態(tài)RAM) |
| TCS59SM708AFTL-80 | 4M×4Banks×8Bits Synchronous DRAM(4組4M×8位同步動(dòng)態(tài)RAM) |
| TCS59SM716AFT-75 | 2M×4Banks×16Bits Synchronous DRAM(4組2M×16位同步動(dòng)態(tài)RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TCS5BB6A0 | 制造商:Digital Persona 功能描述:SPI USB - TRAY STAINLESS STEEL BEZEL - Trays 制造商:UPEK 功能描述:SPI USB - TRAY STAINLESS STEEL BEZEL - Trays |
| TCS5BB6A2 | 制造商:Digital Persona 功能描述:TCS5B (USB CHIPSET) REEL STAINLESS STEEL BEZEL SMALL PACKAGE - Bulk 制造商:UPEK 功能描述:TCS5B (USB CHIPSET) REEL STAINLESS STEEL BEZEL SMALL PACKAGE - Bulk |
| TCS5BE6B1 | 制造商:Digital Persona 功能描述:TCS5BE6B1 - Bulk 制造商:UPEK 功能描述:TCS5BE6B1 - Bulk |
| TCS5BF6A1 | 制造商:Digital Persona 功能描述:TCS5B (USB CHIPSET) TRAY STAINLESS STEEL BEZEL LARGE PACKAGE - Bulk 制造商:UPEK 功能描述:TCS5B (USB CHIPSET) TRAY STAINLESS STEEL BEZEL LARGE PACKAGE - Bulk |
| TCS5BF6A2 | 制造商:Digital Persona 功能描述:TCS5B (USB CHIPSET) REEL STAINLESS STEEL BEZEL LARGE PACKAGE - Bulk 制造商:UPEK 功能描述:TCS5B (USB CHIPSET) REEL STAINLESS STEEL BEZEL LARGE PACKAGE - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。