參數(shù)資料
型號(hào)： TCM129C16AN
廠商： Texas Instruments, Inc.
元件分類(lèi)： Codec
英文描述： COMBINED SINGLE-CHIP PCM CODEC AND FILTER
中文描述： 聯(lián)合單芯片的PCM編解碼器和過(guò)濾器
文件頁(yè)數(shù)： 3/25頁(yè)
文件大?。?/td> 392K
代理商： TCM129C16AN
TCM29C13A, TCM29C14A, TCM29C16A, TCM29C17A,
TCM129C13A, TC,129C14A, TCM129C16A, TCM129C17A
COMBINED SINGLE-CHIP PCMCODEC AND FILTER
SCTS030E – AUGUST 1989 – REVISED OCTOBER 1996
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions
TERMINAL
NO.
NAME
TCM29C13A
TCM129C13A
TCM29C14A
TCM129C14A
TCM29C16A
TCM29C17A
TCM129C16A
TCM129C17A
13
I/O
DESCRIPTION
ANLG GND
16
20
Analog ground return for all internal voice circuits. ANLG GND is
internally connected to DGTL GND.
ANLG IN+
17
21
I
Noninverting analog input to uncommitted transmit operational
amplifier. ANLG IN+ is internally connected to ANLG GND on
TCM29C16A, TCM129C16A, TCM29C17A, and TCM129C17A.
ANLG IN–
18
22
14
I
Inverting analog input to uncommitted transmit operational amplifier.
ANLG LOOP
7
I
Provides loopback test capability. When ANLG LOOP is high,
PWRO+ is internally connected to ANLG IN.
CLKR
11
13
9
I
Receive master clock and data clock for the fixed-data-rate mode.
Receive master clock only for variable-data-rate mode. CLKR and
CLKX are internally connected together for the TCM29C13A,
TCM29C16A, TCM29C17A, TCM129C13A, TCM129C16A, and
TCM129C17A.
CLKSEL
6
6
I
Clock-frequency selection. CLKSEL must be connected to VBB,
VCC, or GND to reflect the master clock frequency. When tied to VBB,
CLK is 2.048 MHz. When tied to GND, CLK is 1.544 MHz.
When tied to VCC, CLK is 1.536 MHz.
Transmit master clock and data clock for the fixed-data-rate mode.
Transmit master clock only for variable-date-rate mode. CLKR and
CLKX are internally connected for the TCM29C13A, TCM29C16A,
TCM29C17A, TCM129C13A, TCM129C16A, and TCM129c17A.
CLKX
11
14
9
I
DCLKR
7
9
5
I
Selects fixed- or variable-data-rate operation. When DCLKR is
connected to VBB, the device operates in the fixed-data-rate mode.
When DCLKR is not connected to VBB, the device operates in the
variable-data-rate mode and DCLKR becomes the receiver data
clock, which operates at frequencies from 64 kHz to 2.048 MHz.
DGTL GND
10
12
8
Digital ground for all internal logic circuits. DGTL GND is internally
connected to ANLG GND.
FSR/TSRE
9
11
7
I
Frame-synchronization clock input/time-slot enable for receive
channel. In the fixed-data-rate mode, FSR distinguishes between
signaling and nonsignaling frames by a double- or single-length
pulse, respectively. In the variable-data-rate mode, this signal must
remain high for the duration of the time slot. The receive channel
enters the standby state when FSR is TTL low for 300 ms.
FSX/TSXE
12
15
10
I
Frame-synchronization clock input/time-slot enable for transmit
channel. FSX/TSXE operates independently of, but in an analagous
manner to, FSR/TSRE. The transmit channel enters the standby
state when FSX is low for 300 ms.
GSR
4
4
I
Input to the gain-setting network on the output power amplifier.
Transmission level can be adjusted over a 12-dB range depending
upon the voltage at GSR.
GSX
19
23
15
O
Output terminal of internal uncommitted operational amplifier.
Internally, this is the voice signal input to the transmit filter.
相關(guān)PDF資料
PDF描述
TCM3105DJE FSK MODEM
TCM3105DNL FSK MODEM
TCM3105 FSK MODEM
TCM3105DNE FSK MODEM
TCM3105DWE FSK MODEM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TCM129C16DW 制造商:Rochester Electronics LLC 功能描述:- Bulk
TCM129C16N 制造商:Rochester Electronics LLC 功能描述:- Bulk
TCM129C17 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:COMBINED SINGLE-CHIP PCM CODEC AND FILTER
TCM129C17A 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:COMBINED SINGLE-CHIP PCM CODEC AND FILTER
TCM129C17ADW 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:COMBINED SINGLE-CHIP PCM CODEC AND FILTER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*