- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98184 > TC9400EJDG VOLTAGE-FREQUENCY CONVERTER, 0.1 MHz, CDIP14 PDF資料下載
參數(shù)資料
| 型號： | TC9400EJDG |
| 元件分類： | 模擬專用變換器 |
| 英文描述： | VOLTAGE-FREQUENCY CONVERTER, 0.1 MHz, CDIP14 |
| 封裝： | CERDIP-14 |
| 文件頁數(shù)： | 26/28頁 |
| 文件大?。?/td> | 545K |
| 代理商： | TC9400EJDG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁
2007 Microchip Technology Inc.
DS21483D-page 7
TC9400/9401/9402
2.6
Pulse Freq Out
This output is an open-drain N-channel FET, which
provides a pulse waveform whose frequency is propor-
tional to the input voltage. This output requires a pull-
up resistor and interfaces directly with MOS, CMOS,
and TTL logic (see Figure 2-1).
2.7
Output Common
The sources of both the FREQ/2 OUT and the PULSE
FREQ OUT are connected to this pin. An output level
swing from the drain voltage to ground, or to the VSS
supply, may be obtained by connecting this pin to the
appropriate point.
2.8
Freq/2 Out
This output is an open-drain N-channel FET, which
provides a square-wave one-half the frequency of the
pulse frequency output. The FREQ/2 OUT output will
change state on the rising edge of PULSE FREQ OUT.
This output requires a pull-up resistor and interfaces
directly with MOS, CMOS, and TTL logic.
2.9
Threshold Detector Input
In the V/F mode, this input is connected to the AMPLI-
FIER OUT output (Pin 12) and triggers a 3 s pulse
when the input voltage passes through its threshold. In
the F/V mode, the input frequency is applied to this
input.
The nominal threshold of the detector is half way
between the power supplies, or (VDD + VSS)/2 ±400
mV. The TC9400’s charge balancing V/F technique is
not dependent on a precision comparator threshold,
because the threshold only sets the lower limit of the op
amp output. The op amp’s peak-to-peak output swing,
which determines the frequency, is only influenced by
external capacitors and by VREF.
2.10
Amplifier Out
This pin is the output stage of the operational amplifier.
During V/F operation, a negative going ramp signal is
available at this pin. In the F/V mode, a voltage
proportional to the frequency input is generated.
FIGURE 2-1:
Output Waveforms.
3ms
Typ.
1/f
FOUT
FOUT/2
Amp Out
VREF
0V
CREF
CINT
Note 1: To adjust FMIN, set VIN = 10 mV and adjust the 50 kΩ offset for 10 Hz output.
2: To adjust FMAX, set VIN = 10V and adjust RIN or VREF for 10 kHz output.
3: To increase FOUTMAX to 100 kHz, change CREF to 2 pF and CINT to 75 pF.
4: For high performance applications, use high stability components for RIN, CREF. VREF (metal film
resistors and glass capacitors). Also, separate output ground (Pin 9) from input ground (Pin 6).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TC9400COD713 | VOLTAGE-FREQUENCY CONVERTER, 0.1 MHz, PDSO14 |
| TC9402EJD | VOLTAGE-FREQUENCY CONVERTER, 0.1 MHz, CDIP14 |
| TC9400EJD | VOLTAGE-FREQUENCY CONVERTER, 0.1 MHz, CDIP14 |
| TC9404FNG | PARALLEL, WORD INPUT LOADING, 1-BIT DAC, PDSO24 |
| TC9404FN | SERIAL INPUT LOADING, 1-BIT DAC, PDSO24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TC9400F | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:SIGMA-DELTA MODULATION SYSTEM DA CONVERTER WITH A BUILT-IN 8-TIMES OVER SAMPLING DIGITAL FILTER / DIGITALATTENUATOR |
| TC9400N | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:SIGMA-DELTA MODULATION SYSTEM DA CONVERTER WITH A BUILT-IN 8-TIMES OVER SAMPLING DIGITAL FILTER / DIGITALATTENUATOR |
| TC9401 | 制造商:TELCOM 制造商全稱:TelCom Semiconductor, Inc 功能描述:VOLTAGE-TO-FREQUENCY/FREQUENCY-TO-VOLTAGE CONVERTERS |
| TC9401CPD | 功能描述:電壓頻率轉(zhuǎn)換及頻率電壓轉(zhuǎn)換 V/F Converter RoHS:否 制造商:Texas Instruments 全標度頻率:4000 KHz 線性誤差:+/- 1 % FSR 電源電壓-最大: 電源電壓-最小: 最大工作溫度:+ 85 C 最小工作溫度:- 25 C 安裝風格:Through Hole 封裝 / 箱體:PDIP-14 封裝:Tube |
| TC9401EJD | 功能描述:電壓頻率轉(zhuǎn)換及頻率電壓轉(zhuǎn)換 V/F Converter RoHS:否 制造商:Texas Instruments 全標度頻率:4000 KHz 線性誤差:+/- 1 % FSR 電源電壓-最大: 電源電壓-最小: 最大工作溫度:+ 85 C 最小工作溫度:- 25 C 安裝風格:Through Hole 封裝 / 箱體:PDIP-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。