參數(shù)資料
型號: TC850CPL
廠商: Microchip Technology Inc.
英文描述: 15-Bit, Fast Integrating CMOS A/D Converter
中文描述: 15位,快速集成的CMOS A / D轉(zhuǎn)換
文件頁數(shù): 10/14頁
文件大?。?/td> 164K
代理商: TC850CPL
3-86
TELCOM SEMICONDUCTOR, INC.
15-BIT, FAST-INTEGRATING CMOS
ANALOG-TO-DIGITAL CONVERTER
TC850
R
INT
=
Pin Description (Digital)
Chip Select and Chip Enable (CS and CE)
The CS and CE inputs permit easy interfacing to a
variety of digital bus systems. CE is active LOW while CS is
active HIGH. These inputs are logically ANDed internally
and are used to enable the RD and WR inputs.
Write Enable Input (WR)
The write input is used to initiate a conversion when the
TC850 is in demand mode. CS and CE must be active for the
WR input to be recognized. The status of the data bus is
meaningless during the WR pulse, because no data is
actually written into the TC850.
Read Enable Input (RD)
The read input, combined with CS and CE, enables the
3-state data bus outputs. Also, in continuous mode, the
rising edge of the RD input activates an internal byte counter
to sequentially read the three data bytes.
Low/High Byte Select (L/H)
The L/H input determines whether the low (least signifi-
cant) byte or high (most significant) byte of data is placed on
the 3-state data bus. This input is meaningful only when the
TC850 is in the demand mode. In the continuous mode, data
must be read in three predetermined bytes, so the L/H input
is ignored.
Overrange/Polarity Bit Select (OVR/POL)
The TC850 provides 15 bits of resolution, plus polarity
and overrange bits. Thus, 17 bits of information must be
transferred on an 8-bit data bus. To accomplish this, the
overrange and polarity bits are multiplexed onto data bit DB7
of the most significant byte. When OVR/POL is HIGH, DB7
of the high byte contains the overrange status (HIGH =
analog input overrange, LOW = input within full scale). When
OVR/POL is LOW, DB7 is HIGH for positive analog input
polarity and LOW for negative polarity. The OVR/POL input
is meaningful only when CS, CE, and RD are active, and L/
H is LOW (i.e., the most significant byte is selected). OVR/
POL is ignored when the TC850 is in continuous mode.
Continuous/Demand Mode Input (CONT/DEMAND)
This input controls the TC850 operating mode. When
CONT/DEMAND is HIGH, the TC850 performs conversions
continuously. In continuous mode, data must be read in the
prescribed sequence shown in Table I. Also, all three data
bytes must be read within 443-1/2 internal clock cycles after
the BUSY output goes low. After 443-1/2 clock cycles data
will be lost.
When CONT/DEMAND is LOW, the TC850 begins a
conversion each time CS and CE are active and WR is
pulsed LOW. The conversion is complete and data can be
read after the falling edge of the BUSY output. In demand
mode, data can be read in any sequence, and remains valid
until WR is again pulsed LOW.
Busy Output (BUSY)
The BUSY output is used to convey an end-of-conver-
sion to external logic. BUSY goes HIGH at the beginning of
the deintegrate phase and goes LOW at the end of the
conversion cycle. Data is valid on the falling edge of BUSY.
The output-high period is fixed at 836 clock periods, regard-
less of the analog input value. BUSY is active during
continuous and demand mode operation.
This output can also be used to generate an end-of-
conversion interrupt in
μ
P-based systems. Noninterrupt-
driven systems can poll BUSY to determine when data is
valid.
ANALOG SECTION APPLICATIONS
Component Selection
Reference Voltage
The typical value for reference voltage V
REF1
is 1.6384V.
This value yields a full-scale voltage of 3.2768V and resolu-
tion of 100
μ
V per step. The V
REF2
value is derived by dividing
V
REF1
by 64. Thus, typical V
REF2
value is 1.6384V/64, or
25.6mV. The V
REF2
value should be adjusted within
±
1% to
maintain 15-bit accuracy for the total conversion process;
i.e.,
V
REF2
= V
±
1%.
64
The reference voltage is not limited to exactly 1.6384V,
however, because the TC850 performs a ratiometric con-
version. Therefore, the conversion result will be:
Digital counts = V
IN
V
REF1
For a full-scale voltage of 3.2768V, values of R
INT
between 120k
and 150k
are acceptable.
V
FULL SCALE
25
μ
A
The full-scale voltage can range from 3.2V to 3.5V. Full-
scale voltages of less than 3.2V will result in increased noise
in the least significant bits, while a full-scale above 3.5V will
exceed the input common-mode range.
Integration Resistor
The TC850 buffer supplies 25
μ
A of integrator charging
current with minimal linearity error. R
INT
is easily calculated:
REF1
相關(guān)PDF資料
PDF描述
TC850ILW 15-BIT, FAST-INTEGRATING CMOS ANALOG-TO-DIGITAL CONVERTER
TC850 15-BIT, FAST-INTEGRATING CMOS ANALOG-TO-DIGITAL CONVERTER
TC850CLW 15-BIT, FAST-INTEGRATING CMOS ANALOG-TO-DIGITAL CONVERTER
TC850CPL 15-BIT, FAST-INTEGRATING CMOS ANALOG-TO-DIGITAL CONVERTER
TC901 MONOLITHIC, AUTO-ZEROED OPERATIONAL AMPLIFIER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TC850IJL 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16 Bit Hi Speed A/D RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
TC850ILW 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16 Bit Hi Speed A/D RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
TC850ILW713 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16 Bit Hi Speed A/D RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
TC8521AM 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:REAL TIME CLOCK ケ
TC8521AP 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:REAL TIME CLOCK ケ