- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382577 > TC74ACT112FN (Toshiba Corporation) CMOS Digital Integrated Circuit Silicon Monolithic Dual J-K Flip Flop with Preset and Clear PDF資料下載
參數(shù)資料
| 型號： | TC74ACT112FN |
| 廠商： | Toshiba Corporation |
| 英文描述： | CMOS Digital Integrated Circuit Silicon Monolithic Dual J-K Flip Flop with Preset and Clear |
| 中文描述： | CMOS數(shù)字集成電路硅單片雙JK觸發(fā)器拖鞋與預(yù)置和清除 |
| 文件頁數(shù)： | 4/9頁 |
| 文件大?。?/td> | 318K |
| 代理商： | TC74ACT112FN |
TC74ACT112P/F/FN
2007-10-01
4
Electrical Characteristics
DC Characteristics
Test Condition
Ta
=
25°C
Ta
=
40 to
85°C
Characteristics
Symbol
V
CC
(V)
Min
Typ.
Max
Min
Max
Unit
High-level input
voltage
V
IH
4.5 to
5.5
2.0
2.0
V
Low-level input
voltage
V
IL
4.5 to
5.5
0.8
0.8
V
High-level output
voltage
V
OH
V
IN
=
V
IH
or
V
IL
I
OH
=
50
μ
A
I
OH
=
24 mA
I
OH
=
75 mA
(Note)
4.5
4.5
5.5
4.4
3.94
4.5
4.4
3.80
3.85
V
Low-level output
voltage
V
OL
V
IN
=
V
IH
or
V
IL
I
OL
=
50
μ
A
I
OL
=
24 mA
I
OL
=
75 mA
(Note)
4.5
4.5
5.5
0.0
0.1
0.36
0.1
0.44
1.65
V
Input leakage
current
I
IN
V
IN
=
V
CC
or GND
5.5
±
0.1
±
1.0
μ
A
I
CC
V
IN
=
V
CC
or GND
5.5
4.0
40.0
μ
A
Quiescent supply
current
I
C
Per input: V
IN
=
3.4 V
Other input: V
CC
or GND
5.5
1.35
1.5
mA
Note:
This spec indicates the capability of driving 50
Ω
transmission lines.
One output should be tested at a time for a 10 ms maximum duration.
Timing Requirements
(input: t
r
=
t
f
=
3 ns)
Test Condition
Ta
=
25°C
Ta
=
40 to
85°C
Characteristics
Symbol
V
CC
(V)
Limit
Limit
Unit
Minimum pulse width
(
CK )
t
W (L)
t
W (H)
5.0
±
0.5
5.0
5.0
ns
Minimum pulse width
(CLR ,
PR )
t
W (L)
5.0
±
0.5
5.0
5.0
ns
Minimum set-up time
t
s
5.0
±
0.5
5.0
5.0
ns
Minimum hold time
t
h
5.0
±
0.5
1.0
1.0
ns
Minimum removal time
(CLR , PR )
t
rem
5.0
±
0.5
3.0
3.0
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TC74ACT112P | CMOS Digital Integrated Circuit Silicon Monolithic Dual J-K Flip Flop with Preset and Clear |
| TC74ACT157P_07 | CMOS Digital Integrated Circuit Silicon Monolithic Quad 2-Channel Multiplexer |
| TC74ACT174FN | CMOS Digital Integrated Circuit Silicon Monolithic Hex D-Type Flip Flop with Clear |
| TC74ACT174P | CMOS Digital Integrated Circuit Silicon Monolithic Hex D-Type Flip Flop with Clear |
| TC74ACT174F | CMOS Digital Integrated Circuit Silicon Monolithic Hex D-Type Flip Flop with Clear |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TC74ACT112P | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:CMOS Digital Integrated Circuit Silicon Monolithic Dual J-K Flip Flop with Preset and Clear |
| TC74ACT112P(F) | 制造商:Toshiba 功能描述:74ACT Dual J-K Flip-Flop with Preset and Clear DIP 制造商:Toshiba 功能描述:74ACT Dual J-K Flip-Flop with Preset and Clear DIP Bulk |
| TC74ACT138F | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:3 - TO - 8 LINE DECODER |
| TC74ACT138F(F) | 制造商:Toshiba 功能描述:74ACT 3-to-8 Line Decoder 16SOP Bulk 制造商:Toshiba America Electronic Components 功能描述:IC, 74 series logic |
| TC74ACT138F_12 | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:3-to-8 Line Decoder |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。