- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98168 > TC1321EUART SERIAL INPUT LOADING, 10 us SETTLING TIME, 10-BIT DAC, PDSO8 PDF資料下載
參數(shù)資料
| 型號(hào)： | TC1321EUART |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 10 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| 封裝： | MSOP-8 |
| 文件頁數(shù)： | 9/11頁 |
| 文件大小： | 62K |
| 代理商： | TC1321EUART |
7
TC1321-1
6/23/00
TC1321
10-Bit Digital-to-Analog Converter
with Two-Wire Interface
2001 Microchip Technology Inc.
DS21387A
TC1321 Serial Bus Conventions
TERM
EXPLANATION
Transmitter
The device sending data to the bus.
Receiver
The device receiving data from the bus.
Master
The device which controls the bus: initiating
transfers (START), generating the clock, and
terminating transfers. (STOP)
Slave
The device addressed by the master.
Start
A unique condition signaling the beginning of a
transfer indicated by SDA falling (High –Low)
while SCL is high.
Stop
A unique condition signaling the end of a transfer
indicated by SDA rising (Low –High) while SCL is high.
ACK
A Receiver acknowledges the receipt of each byte
with this unique condition. The Receiver drives
SDA low during SCL high of the ACK clock-pulse.
The Master provides the clock pulse for the ACK cycle.
Busy
Communication is not possible because the bus is
in use.
NOT Busy
When the bus is idle, both SDA and SCL will
remain high.
Data Valid
The state of SDA must remain stable during the
High period of SCL in order for a data bit to be
considered valid. SDA only changes state while
SCL is low during normal data transfers.
( See Start and Stop conditions. )
All transfers take place under control of a host, usually
a CPU or microcontroller, acting as the Master, which
provides the clock signal for all transfers.
The TC1321
always operates as a Slave. The serial protocol is illustrated
in Figure 1. All data transfers have two phases; all bytes are
transferred MSB first. Accesses are initiated by a start
condition (START), followed by a device address byte and
one or more data bytes. The device address byte includes
a Read/Write selection bit. Each access must be terminated
by a Stop Condition (STOP). A convention called
Acknowl-
edge (ACK) confirms receipt of each byte. Note that SDA
can change only during periods when SCL is LOW (SDA changes
while SCL is HIGH are reserved for Start and Stop Conditions).
Start Condition (START)
The TC1321 continuously monitors the SDA and SCL
lines for a start condition (a HIGH to LOW transition of SDA
while SCL is HIGH), and will not respond until this condition
is met.
Address Byte
Immediately following the Start Condition, the host must
transmit the address byte to the TC1321. The 7-bit SMBus
address for the TC1321 is 1001000. The 7-bit address
transmitted in the serial bit stream must match for the
TC1321 to respond with an Acknowledge (indicating the
TC1321 is on the bus and ready to accept data). The eighth
bit in the Address Byte is a Read-Write Bit. This bit is a 1 for
a read operation or 0 for a write operation. During the first
phase of any transfer this bit will be set = 0 to indicate that
the command byte is being written.
Acknowledge (ACK)
Acknowledge (ACK) provides a positive handshake
between the host and the TC1321. The host releases SDA
after transmitting eight bits, then generates a ninth clock
cycle to allow the TC1321 to pull the SDA line LOW to
acknowledge that it successfully received the previous eight
bits of data or address.
Data Byte
After a successful ACK of the address byte, the host
must transmit the data byte to be written or clock out the data
to be read. (See the appropriate timing diagrams. ) ACK will
be generated after a successful write of a data byte into the
TC1321.
Stop Condition (STOP)
Communications must be terminated by a stop condi-
tion (a LOW to HIGH transition of SDA while SCL is HIGH).
The Stop Condition must be communicated by the transmit-
ter to the TC1321. NOTE: Refer to Timing Diagrams for
serial bus timing.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TC1321EOA | SERIAL INPUT LOADING, 10 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| TC1321EOATR | SERIAL INPUT LOADING, 10 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| TC1321EUATR | SERIAL INPUT LOADING, 10 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| TC1321EUA | SERIAL INPUT LOADING, 10 us SETTLING TIME, 10-BIT DAC, PDSO8 |
| TC1321IUATR | 10-BIT DAC, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TC1321EUATR | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 10-Bit Two-Wire MSOP8 RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TC-133.330MBD-T | 功能描述:標(biāo)準(zhǔn)時(shí)鐘振蕩器 133.330MHz 3.3V 25ppm -40C to 85C RoHS:否 制造商:AVX 產(chǎn)品:Standard Clock Oscillators 封裝 / 箱體:7 mm x 5 mm 頻率:75 MHz 頻率穩(wěn)定性:50 PPM 電源電壓:2.5 V 負(fù)載電容: 端接類型:SMD/SMT 最小工作溫度:0 C 最大工作溫度:+ 70 C 輸出格式:LVDS 尺寸: 封裝:Reel 系列: |
| TC-133.330MBE-T | 制造商:TXC Corporation 功能描述:OSC MEMS 133.330 MHZ 3.3V SMD |
| TC-133.330MCD-T | 功能描述:標(biāo)準(zhǔn)時(shí)鐘振蕩器 133.330MHz 2.5V 25ppm -40C to 85C RoHS:否 制造商:AVX 產(chǎn)品:Standard Clock Oscillators 封裝 / 箱體:7 mm x 5 mm 頻率:75 MHz 頻率穩(wěn)定性:50 PPM 電源電壓:2.5 V 負(fù)載電容: 端接類型:SMD/SMT 最小工作溫度:0 C 最大工作溫度:+ 70 C 輸出格式:LVDS 尺寸: 封裝:Reel 系列: |
| TC-133.330MCE-T | 制造商:TXC Corporation 功能描述:OSC MEMS 133.330 MHZ 2.5V SMD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。