
SLOS606D – MARCH 2009 – REVISED SEPTEMBER 2009............................................................................................................................................. www.ti.com
Table 24. PWM Output Mux Register (0x25) (continued)
D31
D30
D29
D28
D27
D26
D25
D24
FUNCTION
D15
D14
D13
D12
D11
D10
D9
D8
FUNCTION
0
–
Multiplex channel 1 to OUT_C
0
1
–
Multiplex channel 2 to OUT_C (2)
0
1
0
–
Multiplex channel 3 to OUT_C
0
1
–
Multiplex channel 4 to OUT_C
0
1
0
–
Multiplex channel 5 to OUT_C
0
1
0
1
–
Multiplex channel 6 to OUT_C
–
0
Multiplex channel 1 to OUT_D
–
0
1
Multiplex channel 2 to OUT_D
–
0
1
0
Multiplex channel 3 to OUT_D
–
0
1
Multiplex channel 4 to OUT_D (2)
–
0
1
0
Multiplex channel 5 to OUT_D
–
0
1
0
1
Multiplex channel 6 to OUT_D
D7
D6
D5
D4
D3
D2
D1
D0
FUNCTION
0
–
Multiplex channel 1 to SUB_PWM–
0
1
–
Multiplex channel 2 to SUB_PWM–
0
1
0
–
Multiplex channel 3 to SUB_PWM–
0
1
–
Multiplex channel 4 to SUB_PWM–
0
1
0
–
Multiplex channel 5 to SUB_PWM– (2)
0
1
0
1
–
Multiplex channel 6 to SUB_PWM–
–
0
Multiplex channel 1 to SUB_PWM+
–
0
1
Multiplex channel 2 to SUB_PWM+
–
0
1
0
Multiplex channel 3 to SUB_PWM+
–
0
1
Multiplex channel 4 to SUB_PWM+
–
0
1
0
Multiplex channel 5 to SUB_PWM+
–
0
1
0
1
Multiplex channel 6 to SUB_PWM+ (2)
(2)
Default values are in bold.
58
Copyright 2009, Texas Instruments Incorporated