參數(shù)資料
型號(hào)： TAS5705PAPRG4
廠商： TEXAS INSTRUMENTS INC
元件分類： 音頻／視頻放大
英文描述： 20 W, 2 CHANNEL, AUDIO AMPLIFIER, PQFP64
封裝： 10 X 10 MM, GREEN, PLASTIC, HTQFP-64
文件頁(yè)數(shù)： 16/72頁(yè)
文件大小： 1168K
代理商： TAS5705PAPRG4
www.ti.com ................................................................................................................................................ SLOS549A – JUNE 2008 – REVISED SEPTEMBER 2009
In BTL modes, to accommodate bootstrap charging prior to switching start, asserting the reset input low enables
weak pulldown of the half-bridge outputs. In the SE mode, the weak pulldowns are not enabled, and it is
therefore recommended to ensure bootstrap capacitor charging by providing a low pulse on the PWM inputs
when reset is asserted high.
Asserting the reset input low removes any fault information to be signaled on the FAULT output, i.e., FAULT is
forced high.
A rising-edge transition on the reset input allows the device to resume operation after an overcurrent fault.
SSTIMER FUNCTIONALITY
The SSTIMER pin uses a capacitor connected between this pin and ground to control the output duty cycle when
a transition occurs on the RESET pin. The capacitor on the SSTIMER pin is slowly charged through an internal
current source, and the charge time determines the rate at which the output transitions from a near zero duty
cycle to the duty cycle that is present on the inputs. This allows for a smooth transition with no audible pop or
click noises when the RESET pin transitions from high-to-low or low-to-high.
For a high-to-low transition of the RESET pin (shutdown case), it is important for the modulator to remain
switching for a period of at least 10 ms (if using a 2.2 nF capacitor). Larger capacitors will increase the
start-up/shutdown time, while capacitors smaller than 2.2 nF will decrease the start-up/shutdown time. The inputs
MUST remain switching on the shutdown transition to allow the outputs to slowly ramp down the duty cycle to
near zero before completely shutting off. The SSTIMER pin should be left floating for BD modulation and also for
SE (single-ended) mode.
CLOCK, AUTODETECTION, AND PLL
The TAS5705 DAP is a slave device. It accepts MCLK, SCLK, and LRCLK. The digital audio processor (DAP)
supports all the sample rates and MCLK rates that are defined in the clock control register .
The TAS5705 checks to verify that SCLK is a specific value of 32 fS, 48 fS, or 64 fS. The DAP only supports a 1 ×
fS LRCLK. The timing relationship of these clocks to SDIN1/2 is shown in subsequent sections. The clock section
uses MCLK or the internal oscillator clock (when MCLK is unstable or absent) to produce the internal clock.
The DAP can autodetect and set the internal clock-control logic to the appropriate settings for the frequencies of
32 kHz, normal speed (44.1 or 48 kHz), double speed (88.2 kHz or 96 kHz), and quad speed (176.4 kHz or
192 kHz). The automatic sample-rate detection can be disabled and the values set via I2C in the clock control
register.
The DAP also supports an AM interference-avoidance mode during which the clock rate is adjusted, in concert
with the PWM sample rate converter, to produce a PWM output at 7 × fS, 8 × fS, or 6 × fS.
The sample rate must be set manually during AM interference avoidance and when de-emphasis is enabled.
SERIAL DATA INTERFACE
Serial data is input on SDIN1/2. The PWM outputs are derived from SDIN1/2. The TAS5705 DAP accepts 32-,
44.1-, 48-, 88.2-, 96-, 176.4-, and 192-kHz serial data in 16-, 18-, 20-, or 24-bit data in left-justified, right-justified,
and I2S serial data formats.
PWM Section
The TAS5705 DAP device uses noise-shaping and sophisticated error-correction algorithms to achieve high
power efficiency and high-performance digital audio reproduction. The DAP uses a fourth-order noise shaper that
has >100-dB SNR performance from 20 Hz to 20 kHz. The PWM section accepts 24-bit PCM data from the DAP
and outputs four PWM audio output channels. The TAS5705 PWM SECTION supports bridge-tied loads.
The PWM section has individual-channel dc-blocking filters that can be enabled and disabled. The filter cutoff
frequency is less than 1 Hz. Individual-channel de-emphasis filters for 32-, 44.1-, and 48-kHz are included and
can be enabled and disabled.
Finally, the PWM section has an adjustable maximum modulation limit of 93.8% to 99.2%.
Copyright 2008–2009, Texas Instruments Incorporated
23
Product Folder Link(s): TAS5705
相關(guān)PDF資料
PDF描述
TAS5705PAPR 20 W, 2 CHANNEL, AUDIO AMPLIFIER, PQFP64
TAS5705PAP 20 W, 2 CHANNEL, AUDIO AMPLIFIER, PQFP64
TAS5706BPAPR 20.6 W, 2 CHANNEL, AUDIO AMPLIFIER, PQFP64
TAS5706BPAP 20.6 W, 2 CHANNEL, AUDIO AMPLIFIER, PQFP64
TAS5706APAPG4 20.6 W, 2 CHANNEL, AUDIO AMPLIFIER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TAS5706 制造商:TI 制造商全稱:Texas Instruments 功能描述:20-W Stereo Digital Audio Power Amplifier with EQ and DRC
TAS5706A 制造商:TI 制造商全稱:Texas Instruments 功能描述:20-W Stereo Digital Audio Power Amplifier with EQ and DRC
TAS5706A_0812 制造商:TI 制造商全稱:Texas Instruments 功能描述:20-W Stereo Digital Audio Power Amplifier with EQ and DRC
TAS5706AEVM 功能描述:EVAL MODULE FOR TAS5706 RoHS:否 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 過(guò)時(shí)/停產(chǎn)零件編號(hào) 系列:- 標(biāo)準(zhǔn)包裝:1 系列:*
TAS5706APAP 功能描述:音頻放大器 20W stereo Digital Audio Pwr Amp RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*