- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384947 > TAS5036CPAG (Texas Instruments, Inc.) SIX CHANNEL DIGITAL AUDIO PWM PROCESSOR PDF資料下載
參數(shù)資料
| 型號(hào)： | TAS5036CPAG |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | SIX CHANNEL DIGITAL AUDIO PWM PROCESSOR |
| 中文描述： | 六聲道數(shù)字音頻PWM處理器 |
| 文件頁(yè)數(shù)： | 32/47頁(yè) |
| 文件大?。?/td> | 681K |
| 代理商： | TAS5036CPAG |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)當(dāng)前第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)
Serial Control Interface Register Definitions
27
SLES044B
—
November 2002
TAS5036
3.7
DC-Offset Control Registers (x06
–
x0B)
Channels 1, 2, 3, 4, 5, and 6 are mapped into (x06, x07, x08, x09, x0A, and x0B).
Table 3
–
8. DC-Offset Control Registers
D7
D6
D5
D4
D3
D2
D1
D0
FUNCTION
1
0
0
0
0
0
0
0
Maximum correction for positive dc offset (
–
1.56% FS)
0
0
0
0
0
0
0
0
No dc-offset correction
0
1
1
1
1
1
1
1
Maximum correction for negative dc offset (1.56% FS)
3.8
Interchannel Delay Registers (x0C
–
x11)
Channels 1, 2, 3, 4, 5, and 6 are mapped into (x0C, x0D, x0E, x0F, x10, and x11).
The first channel delay is set at 0. Each subsequent channel has a default value that is 16 DCLKs larger than
the preceding channel.
Table 3
–
9. Six Inter-Channel Delay Registers
D7
D6
D5
D4
D3
D2
D1
D0
FUNCTION
0
0
0
0
0
0
0
0
Minimum absolute delay, 0 DCLK cycles, default for channel 1
0
0
0
1
0
0
0
0
Default for channel 2
0
0
1
0
0
0
0
0
Default for channel 3
0
0
1
1
0
0
0
0
Default for channel 4
0
1
0
0
0
0
0
0
Default for channel 5
0
1
0
1
0
0
0
0
Default for channel 6
1
1
1
1
1
1
1
1
Maximum absolute delay, 255 DCLK cycles
3.9
ABD Delay Register (x12)
Table 3
–
10. ABD Delay Register
D7
D6
D5
D4
D3
D2
D1
D0
FUNCTION
0
0
0
-
-
-
-
-
Unused
-
-
-
-
-
-
-
-
-
-
-
0
0
0
0
0
Minimum ABD delay, 0 DLCK cycles
-
-
-
0
1
0
1
1
Default ABD delay, 11 DLCK cycles
-
-
-
1
1
1
1
1
Maximum ABD delay, 31 DLCK cycles
3.10 Individual Channel Mute Register (x19)
Table 3
–
11. Individual Channel Mute Register
D7
D6
D5
D4
D3
D2
D1
D0
FUNCTION
1
1
-
-
-
-
-
-
Unused
-
-
-
-
-
-
-
-
-
-
1
1
1
1
1
1
No channels are muted
-
-
-
-
-
-
-
0
Mute channel 1
-
-
-
-
-
-
0
-
Mute channel 2
-
-
-
-
-
0
-
-
Mute channel 3
-
-
-
-
0
-
-
-
Mute channel 4
-
-
-
0
-
-
-
-
Mute channel 5
-
-
0
-
-
-
-
-
Mute channel 6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TAS5101IDAP | Single Audio Amplifier |
| TAS5101IDAPR | Single Audio Amplifier |
| TAS5110 | Digital Amplifier Power Stage |
| TAS5110DAD | TRUE DIGITAL AUDIO AMPLIFIER TAS5110 PWM POWER OUTPUT STAGE |
| TAS5110DADR | TRUE DIGITAL AUDIO AMPLIFIER TAS5110 PWM POWER OUTPUT STAGE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TAS5036IPFC | 功能描述:音頻 DSP Dig Aud PWM Proc RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TAS5036IPFCG4 | 功能描述:音頻 DSP Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TAS5036IPFCR | 功能描述:音頻 DSP Dig Aud PWM Proc RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TAS5036IPFCRG4 | 功能描述:音頻 DSP Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TAS5036PFC | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIX CHANNEL DIGITAL AUDIO PWM PROCESSOR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。