參數(shù)資料
型號(hào)： TAS5028APAGR
廠商： TEXAS INSTRUMENTS INC
元件分類： 消費(fèi)家電
英文描述： SPECIALTY CONSUMER CIRCUIT, PQFP64
封裝： GREEN, PLASTIC, TQFP-64
文件頁(yè)數(shù)： 49/82頁(yè)
文件大?。?/td> 1347K
代理商： TAS5028APAGR
I2C Serial Control Interface (Slave Address 0x36)
46
SLES120 September 2004
TAS5028A
Supplying a subaddress for each subaddress transaction is referred to as random I2C addressing. The
TAS5028A also supports sequential I2C addressing. For write transactions, if a subaddress is issued followed
by data for that subaddress and the fifteen subaddresses that follow, a sequential I2C write transaction has
taken place, and the data for all 16 subaddresses is successfully received by the TAS5028A. For I2C
sequential write transactions, the subaddress then serves as the start address and the amount of data
subsequently transmitted, before a stop or start is transmitted, determines how many subaddresses are
written. As was true for random addressing, sequential addressing requires that a complete set of data be
transmitted. If only a partial set of data is written to the last subaddress, the data for the last subaddress is
discarded. However, all other data written is accepted; just the incomplete data is discarded.
4.3
SingleByte Write
As shown in Figure 42, a singlebyte data write transfer begins with the master device transmitting a start
condition followed by the I2C device address and the read/write bit. The read/write bit determines the direction
of the data transfer. For a write data transfer, the read/write bit will be a 0. After receiving the correct I2C device
address and the read/write bit, the TAS5028A device responds with an acknowledge bit. Next, the master
transmits the address byte or bytes corresponding to the TAS5028A internal memory address being
accessed. After receiving the address byte, the TAS5028A again responds with an acknowledge bit. Next, the
master device transmits the data byte to be written to the memory address being accessed. After receiving
the data byte, the TAS5028A again responds with an acknowledge bit. Finally, the master device transmits
a stop condition to complete the singlebyte datawrite transfer.
A6
A5
A4
A3
A2
A1
A0 R/W ACK A7
A6
A5
A4
A3
A2
A1
A0 ACK D7
D6
D5
D4
D3
D2
D1
D0 ACK
Start
Condition
Stop
Condition
Acknowledge
I2C Device Address and
Read/Write Bit
Sub-Address
Data Byte
Figure 42. SingleByte Write Transfer
4.4
MultipleByte Write
A multiplebyte data write transfer is identical to a singlebyte data write transfer except that multiple data
bytes are transmitted by the master device to TAS5028A as shown in Figure 43. After receiving each data
byte, the TAS5028A responds with an acknowledge bit.
D7
D0 ACK
Stop
Condition
Acknowledge
I2C Device Address and
Read/Write Bit
Sub-Address
Last Data Byte
A6
A5
A1
A0 R/W ACK A7
A5
A1
A0 ACK D7
ACK
Start
Condition
Acknowledge
First Data Byte
A4
A3
A6
Other Data Bytes
ACK
Acknowledge
D0
D7
D0
Figure 43. MultipleByte Write Transfer
4.5
Incremental MultipleByte Write
The I2C supports a special mode which permits I2C write operations to be broken up into multiple data write
operations that are multiples of 4 data bytes. These are 6byte, 10byte, 14byte, 18byte, ... etc., write
operations that are composed of a device address, read/write bit, and subaddress and any multiple of 4 bytes
of data. This permits the system to incrementally write large register values without blocking other I2C
transactions.
This feature is enabled by the append subaddress function in the TAS5028A. This function enables the
TAS5028A to append 4 bytes of data to a register that was opened by a previous I2C register write operation
but has not received its complete number of data bytes. Because the length of the long registers is a multiple
of 4 bytes, using 4-byte transfers has only an integer number of append operations.
相關(guān)PDF資料
PDF描述
TAS5028APAG SPECIALTY CONSUMER CIRCUIT, PQFP64
TAS5028PAG SPECIALTY CONSUMER CIRCUIT, PQFP64
TAS5028PAGR SPECIALTY CONSUMER CIRCUIT, PQFP64
TAS5028PAGG4 SPECIALTY CONSUMER CIRCUIT, PQFP64
TAS5028PAGRG4 SPECIALTY CONSUMER CIRCUIT, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TAS5028APAGRG4 功能描述:音頻放大器 8Ch Dig Aud PWM Proc RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel
TAS5028PAG 功能描述:音頻 DSP 8 Ch Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
TAS5028PAGG4 功能描述:音頻 DSP 8 Ch Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
TAS5028PAGR 功能描述:音頻 DSP 8 Ch Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
TAS5028PAGRG4 功能描述:音頻 DSP 8 Ch Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*