- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383878 > TAS5028A (Texas Instruments, Inc.) 8 Channel Digital Audio PWM Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | TAS5028A |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 8 Channel Digital Audio PWM Processor |
| 中文描述： | 8 通道數(shù)字音頻 PWM 處理器 |
| 文件頁(yè)數(shù)： | 54/82頁(yè) |
| 文件大?。?/td> | 1226K |
| 代理商： | TAS5028A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)當(dāng)前第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)
I
2
C Serial Control Interface (Slave Address 0x36)
47
SLES120
September 2004
TAS5028A
When the correct number of bytes has been received, the TAS5028A starts processing the data.
The procedure to perform an incremental multibyte
write operation is as follows:
1.
Start a normal I
2
C write operation by sending the device address, write bit, register subaddress, and the
first four bytes of the data to be written. At the end of that sequence, send a stop condition. At this point,
the register has been opened and accepts the remaining data that is sent by writing 4
byte blocks of data
to the append subaddress (0xFE).
2.
At a later time, one or more append data transfers are performed to incrementally transfer the remaining
number of bytes in sequential order to complete the register write operation. Each of these append
operations will be composed of the device address, write bit, append subaddress (0xFE), and four bytes
of data followed by a stop condition.
3.
The operation will be terminated due to an error condition and the data will be flushed:
a.
If a new subaddress is written to the TAS5028A before the correct number of bytes have been written.
b.
If more or fewer than 4 bytes are data written at the beginning or during any of the append operations.
c.
If a read bit is sent.
4.6
Single
Byte Read
As shown in Figure 4
4, a single
byte data read transfer begins with the master device transmitting a start
condition followed by the I
2
C device address and the read/write bit. For the data read transfer, both a write
followed by a read are actually done. Initially, a write is done to transfer the address byte or bytes of the internal
memory address to be read. As a result, the read/write bit will be a 0. After receiving the TAS5028A address
and the read/write bit, the TAS5028A responds with an acknowledge bit. In addition, after sending the internal
memory address byte or bytes, the master device transmits another start condition followed by the TAS5028A
address and the read/write bit again. This time the read/write bit will be a 1, indicating a read transfer. After
receiving the TAS5028A and the read/write bit the TAS5028A again responds with an acknowledge bit. Next,
the TAS5028A transmits the data byte from the memory address being read. After receiving the data byte,
the master device transmits a not acknowledge followed by a stop condition to complete the single
byte
data
read transfer.
A6
A5
A0 R/W ACK A7
A6
A5
A4
A0 ACK
A6
A5
A0
ACK
Start
Condition
Stop
Condition
Acknowledge
Acknowledge
Acknowledge
I
2
C Device Address and
Read/Write Bit
Sub-Address
Data Byte
D7
D6
D1
D0 ACK
I
2
C Device Address and
Read/Write Bit
Not
Acknowledge
R/W
A1
A1
Repeat Start
Condition
Figure 4
4. Single
Byte Read Transfer
4.7
Multiple
Byte Read
A multiple
byte data
read transfer is identical to a single
byte data read transfer except that multiple data
bytes are transmitted by the TAS5028A to the master device as shown in Figure 4
5. Except for the last data
byte, the master device responds with an acknowledge bit after receiving each data byte.
A6
A0
ACK
Acknowledge
I
2
C Device Address and
Read/Write Bit
R/W
A6
A0 R/W ACK
A0
ACK
D7
D0
ACK
Start
Condition
Stop
Condition
Acknowledge
Acknowledge
Acknowledge
Last Data Byte
ACK
First Data Byte
Repeat Start
Condition
Not
Acknowledge
I
2
C Device Address and
Read/Write Bit
Sub-Address
Other Data Bytes
A7
A6
A5
D7
D0 ACK
Acknowledge
D7
D0
Figure 4
5. Multiple Byte Read Transfer
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TAS5028APAG | 8 Channel Digital Audio PWM Processor |
| TAS5028APAGG4 | 8 Channel Digital Audio PWM Processor |
| TAS5028APAGR | 8 Channel Digital Audio PWM Processor |
| TAS5028APAGRG4 | 8 Channel Digital Audio PWM Processor |
| TAS5028PAGR | 8 Channel Digital Audio PWM Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TAS5028APAG | 功能描述:音頻放大器 8Ch Dig Aud PWM Proc RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| TAS5028APAGG4 | 功能描述:音頻放大器 8Ch Dig Aud PWM Proc RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| TAS5028APAGR | 功能描述:音頻放大器 8Ch Dig Aud PWM Proc RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| TAS5028APAGRG4 | 功能描述:音頻放大器 8Ch Dig Aud PWM Proc RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| TAS5028PAG | 功能描述:音頻 DSP 8 Ch Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。