- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383878 > TAS5010IPFBRG4 (Texas Instruments, Inc.) TRUE DIGITAL AUDIO AMPLIFIER DIGITAL AUDIO PWM PROCESSOR PDF資料下載
參數(shù)資料
| 型號(hào)： | TAS5010IPFBRG4 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | TRUE DIGITAL AUDIO AMPLIFIER DIGITAL AUDIO PWM PROCESSOR |
| 中文描述： | 真正的數(shù)字音頻放大器，數(shù)字音頻PWM處理器 |
| 文件頁(yè)數(shù)： | 9/19頁(yè) |
| 文件大小： | 268K |
| 代理商： | TAS5010IPFBRG4 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
TAS5010
SLAS328
–
SEPTEMBER 2001
9
www.ti.com
functional description (continued)
de-emphasis selection
De-emphasis selection is accomplished by using the DEM_SEL and DEM_EN pins. See Table 3 for
de-emphasis selection description.
Table 3. De-Emphasis Selection
DEM_SEL
DEM_EN
DESCRIPTION
0
0
De-emphasis disabled
0
1
De-emphasis enabled for Fs = 44.1 kHz
1
1
De-emphasis enabled for Fs = 48 kHz
1
0
Forbidden modey. Do not use.
error status reporting (VALID_L and VALID_R)
The following is a list of the error conditions that will cause the VALID_L and VALID_R pins to be asserted low:
No clocks
Clock phase errors
When either of the above conditions is met, the VALID_L and VALID_R goes low and the PWM outputs go to
the hard mute state. If the error condition is removed, the TAS5010 is reinitialized and the VALID_L and VALID_R
pins are asserted high.
serial interface formats
The TAS5010 is compatible with eight different serial interfaces. Available interface options are IIS, right
justified, left justified, and DSP frame. Table 4 indicates how these options are selected using the MOD0, MOD1,
and MOD2 pins.
Table 4. Hardware Selection of Serial Audio Modes
MODE
0
1
2
3
4
5
6
7
MOD2 PIN
0
0
0
0
1
1
1
1
MOD1 PIN
0
0
1
1
0
0
1
1
MOD0 PIN
0
1
0
1
0
1
0
1
SERIAL INTERFACE SDIN
16 bit, MSB first; right justified
20 bit, MSB first; right justified
24 bit, MSB first; right justified
16 bit IIS
20 bit IIS
24 bit IIS
16 bit MSB first, left justified
16 bit DSP frame
The following figures illustrate the relationship between the SCLK, LRCLK and the serial data I/O for the different
interface protocols. Note that there are always 64 SCLKs per LRCLK. The nondata bits are padded with
binary 0s.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TAS5028A | 8 Channel Digital Audio PWM Processor |
| TAS5028APAG | 8 Channel Digital Audio PWM Processor |
| TAS5028APAGG4 | 8 Channel Digital Audio PWM Processor |
| TAS5028APAGR | 8 Channel Digital Audio PWM Processor |
| TAS5028APAGRG4 | 8 Channel Digital Audio PWM Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TAS5010PFB | 功能描述:音頻 DSP Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TAS5010PFBG4 | 功能描述:音頻 DSP Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TAS5010PFBR | 功能描述:音頻 DSP Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TAS5010PFBRG4 | 功能描述:音頻 DSP Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TAS5012 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRUE DIGITAL AUDIO AMPLIFIER TAS5012 DIGITAL AUDIO PWM PROCESSOR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。