參數(shù)資料
型號: TA1360ANG
元件分類: 消費(fèi)家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PDIP56
封裝: 0.600 INCH, 1.78 MM PITCH, PLASTIC, SDIP-56
文件頁數(shù): 13/108頁
文件大?。?/td> 1568K
代理商: TA1360ANG
TA1360ANG
2005-08-18
12
Bus Control Features
Write Mode
Resister Name
Description
Preset Value
H-FREQ1/2
Switches horizontal oscillation frequency. (See the appendix 1)
33.75 kHz
H-DUTY
Switches horizontal output duty.
0: 41% 1: 47%
41%
YUV-SW
Switches YUV input.
0: INPUT-1 (Y1/Cb1/Cr1) 1: INPUT-2 (Y2/Cb2/Cr2)
INPUT-1
DAC 1
Switches DAC controlling output.
0: OPEN (high) 1: ON (low)
Controls 1-bit DAC of open-collector when TEST is 00.
Outputs H/C-SYNC from pin 28 when TEST is 01.
OPEN
DAC 2
Switches DAC controlling output.
0: ON (low), 1: OPEN (high)
Controls 1-bit DAC of open-collector when TEST is 00.
Outputs ACB reference pulse from pin 36 when TEST is 01.
ON
SYNC-SW
Switches sync input.
0: Selects HD/VD input. 1: Selects SYNC input.
HD/VD
HORIZONTAL POSITION
Adjusts horizontal picture position (phase).
0000000:
12.5% 1111111: +12.5%
Note: VP output width (pin 27) varies with a change of horizontal position.
CENTER
CLP-PHS
Switches clamp pulse phase.
0: 0.7-
s (2.5%) width, 1.1-s (3.8%) delay from HD stop phase.
1: 0.7-
s (2.4%) width, 0.2-s (0.7%) delay from HD stop phase
when no signal, 0.8-
s (2.7%) width that is 1.2-s (4.2%) delay from FBP start
phase.
Also switches CP phase of CP-OUT (pin 18).
1.1-
s delay
ACB MODE
Sets ACB mode; Sets converged reference level.
00: ACB OFF (cutoff BUS control), 01: ACB ON (5 IRE),
10: ACB ON (10 IRE) 11: ACB ON (20 IRE)
ACB ON
(10 IRE)
SCP-SW
SCP (sand castle pulse) Switches modes.
0: Internal Mode 1: External input Mode
Internal Mode
HBP-PHS1/2
Switches phase of black-stretch-detection stop pulse.
HBP-PHS1
= 0 and HBP-PHS2 = 0: FBP ± 3%
HBP-PHS1
= 0 and HBP-PHS2 = 1: FBP ± 8%
HBP-PHS1
= 1 and HBP-PHS2 = 0: FBP ± 13%
HBP-PHS1
= 1 and HBP-PHS2 = 1: FBP ± 18%
Leaving Y open and setting the test circuit SW 2 to C enable to monitor H/V-BPP
(black-stretch-detection stop pulse) width through pin 2.
±3%
SYNC SEP-LEVEL
Switches Sync SEP-level.
00: 16% 01: 24% 10: 32% 11: 40% (At 1125I/60)
16%
TEST
Test Mode:
Controls 1-bit DAC of open-collector when TEST is 00.
Outputs H/C-SYNC from pin 28, and ACB reference pulse from pin 36 when TEST
is 01.
Do not set TEST to 10/11 for that is shipment TEST Mode.
00
相關(guān)PDF資料
PDF描述
TA1370FG SYNC SEPARATOR IC, PDSO30
TA1383AFG SPECIALTY CONSUMER CIRCUIT, PDSO30
TA1384FNG 2-BAND, VIDEO TUNER, PDSO24
TA1395FNG 2-BAND, VIDEO TUNER, PDSO24
TA2002FN 0.05 W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TA1360ANG_05 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:YCbCr/YPbPr Signal and Sync Processor for Digital TV, Progressive Scan TV and Double Scan TV
TA1370FG 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:SYNC Processor, Frequency Counter IC for TV Component Signals
TA1370FG_05 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:SYNC Processor, Frequency Counter IC for TV Component Signals
TA13721A01 制造商:Panduit Corp 功能描述:60/40 solder slug 1/8' outer d 制造商:Panduit Corp 功能描述:SLUG TEST * 1/8 DIA TEST MATERIAL
TA13722A01 制造商:Panduit Corp 功能描述:SLUGTEST*3/16 DIA (25#) TEST 制造商:Panduit Corp 功能描述:SLUG,TEST*3/16 DIA (25#) TEST 制造商:PANDUIT 功能描述:3/16 SLUG