Preliminary Data Sheet
July 2001
Signal Processor
T8533/34 Quad Programmable Line Card
38
Agere Systems Inc.
Software Interface
Table 17. Memory Mapping
With the exceptions noted, all of these memory locations may be read to determine the state of the controls con-
tained therein. In the following table, bit 0 is the LSB (transmitted first on the serial interface) and bit 7 is the most
significant bit of the byte. Unused bits in an address or multibyte address should be loaded as zero. All of the mem-
ory locations can be programmed on a per-channel basis.
Note that the entire coefficient set for a channel (or all four channels) may be loaded with one command.
* The coefficients to be entered can be obtained from the Aquarium coefficient software.
Control Name
Address
(decimal)
Number
of Bits
Used
1024
Default
Value
Name/Description
HBALTAPS*
0—127
See Table
18
0x00
Balance impedance tap coefficients.
RESCTRL
128
4
Reset address. Writing a 1 in the used positions causes a
reset as defined by the bit definition. This reset remains in
force until the bit is written as a 0.
Standby/active control.
Bit offset for receive direction.
Time-slot offset for receive direction.
CHACTIVE
RXBITOFF
RXOFF
129
130
131
1
3
8
0x00
0x00
(16*
channel #)
0x0400
0x01ac
GRX1*
GRX2*
132—133
134—135
11
11
Control of gain affecting receive direction gain transfer.
Control of gain sensitive to impedance and SLIC parameter
choices, receive direction.
Peak and far-end speech detector control.
Near-end speech detector control.
Adaptation control address.
Data call control address.
0x07ed0000 CTZ bleed coefficients.
0x01
Adaptation leak values.
0x00
Residual echo control.
0x19
RTZ, transmit analog gain (XAG), and analog loopback
controls.
(17*
channel #)
state referenced in this data sheet.
0x0400
Control of gain affecting transmit direction gain transfer.
0x000000
Coefficients for the equalization stage that accommodates
current-sensing SLICs.
0x051a
Control of gain sensitive to impedance and SLIC parameter
choices, transmit direction.
0x00
Bit offset for transmit direction.
(16*
channel #)
0x00
PCM control address.
0x0c
SLIC 3-state control address. A 1 enables the correspond-
ing SLIC pin to operate as an output pin.
NORMCTRL*
NESCTRL*
LMSGAIN*
TDETCTRL*
CTZCTRL*
LMSCTRL*
RECCTRL*
SDCTRL*
136
137
138
139
6
3
8
6
31
3
5
7
0x25
0x06
0xee
0x00
140—143
144
145
146
SDTSI
147
7
Internal time-slot interchanger. Default sets external pins to
GTX2*
ZEQCTRL*
148—149
150—152
12
21
GTX1*
153—154
12
TXBITOFF
TXOFF
155
156
3
8
Time-slot offset for transmit direction.
PCMCTRL
SLICTS
157
158
7
6