參數(shù)資料
型號(hào)： T7121-EL2
英文描述： T7121 HDLC Interface for ISDN
中文描述： T7121的HDLC接口用于ISDN
文件頁數(shù)： 1/68頁
文件大小： 685K
代理商： T7121-EL2
Data Sheet
April 1997
T7121 HDLC Interface for ISDN (HIFI-64)
Features
I
Low-cost device for B-channel (64 kbits/s) or
D-channel (16 kbits/s) data transport.
I
Optional transparent mode—no HDLC framing is
performed.
I
Frame sync (FS) allows a slot-select feature to
access an individual time slot in any TDM data
stream (e.g., Lucent Technologies Microelectronics
Group Concentration Highway Interface [CHI] or
subset).
I
Bit-masking option allows effective data rates of 8,
16, 24, 32, 40, 48, and 56 kbits/s.
I
Maximum data rate up to 4.096 MHz.
I
Serial data-transfer pins for direct connection to the
Lucent ISDN line transceiver T7250C.
I
Supports IOM2, K2, GCI, and SLD interface.
I
Parallel microprocessor interface with either multi-
plexed or demultiplexed address and data lines for
easy interface with any microprocessor.
I
Single interrupt output signal with seven maskable
interrupt conditions.
I
Programmable interrupt modes.
I
Memory-mapped read and write registers.
I
TTL/CMOS compatible input/output.
I
3-state output pins to assist system diagnostics.
I
Low-power 1.25
— 30 mW typical operation at 12 MHz.
— 5 mW standby mode (typical).
μ
m CMOS:
I
HDLC transceiver:
— Stand-alone HDLC framing operation.
— 64-byte FIFO in both transmit and receive direc-
tions.
— Supports block-move instruction.
— Multiple frames allowed in FIFO.
— Programmable FIFO full- and empty-level inter-
rupt.
Description
The T7121 HDLC Interface for ISDN (HIFI-64) con-
nects serial communications links carrying HDLC bit-
synchronous data frames to 8-bit microcomputer sys-
tems. There is an optional transparent mode of oper-
ation in which no HDLC processing is performed on
user data. The device communicates with the system
microprocessor as a memory-mapped peripheral and
is controlled by reading and writing 19 internal regis-
ters. The chip can be instructed to interrupt the
microprocessor when it detects certain events requir-
ing microprocessor attention. The HDLC transmitter
and receiver are each buffered with 64-byte, first-in-
first-out (FIFO) memory storage. The 64-byte buffer
depth reduces the number of status polls or inter-
rupts to be processed by the microprocessor, improv-
ing overall system efficiency. The major blocks are
the microprocessor interface, transmit and receive
FIFO memory buffers, HDLC processor, and a con-
centration highway interface (see Figure 1). The
T7121 device is available in a 28-pin, plastic DIP or a
28-pin, plastic, small-outline, J-lead (SOJ) package
for surface mounting.
相關(guān)PDF資料
PDF描述
T7121-PL2 T7121 HDLC Interface for ISDN
T7121 HDLC Interface for ISDN (HIFI-64)(應(yīng)用于ISDN的HDLC（高階數(shù)據(jù)鏈路）接口)
T7502 T7502 Dual PCM Codec with Filters
T7503 T7503 Dual PCM Codec with Filters
T7504 T7504 and T75504 Quad PCM Codecs with Filters
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T7-121F1 功能描述:撥動(dòng)開關(guān) ON OFF ON 1 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明:
T7-121F5 功能描述:撥動(dòng)開關(guān) ON OFF ON 1 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明:
T7-121G1 功能描述:撥動(dòng)開關(guān) (ON) OFF ON 1 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明:
T7-121G5 功能描述:撥動(dòng)開關(guān) (ON) OFF ON 1 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明:
T7-121H1 制造商:OTTO 功能描述:Toggle Switches OFF NONE ON 1 Pole Standard Bat Handle 制造商:OTTO Engineering Inc 功能描述:TOGGLE SWITCH 1 POLE
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*