TE
CH
tm
SRAM
FEATURES
Fast Address Access Times : 10/12/15ns
Single 3.3V ±0.3V power supply
Low Power Consumption : 110/105/100mA
TTL I/O compatible
2.0V data retention mode
Automatic power-down when deselected
Available packages :
32-pin 300 mil DIP/SOJ & 32-pin SOP/TSOP-I
Industry Standard Pin Assignment
PIN CONFIGURATION
Preliminary T14L1024A
TM Technology, Inc. reserves the right
P. 1
to change products or specifications without notice.
Publication Date: SEP. 2002
Revision:0.F
128K X 8 HIGH SPEED
CMOS STATIC RAM
TSOP-I
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
A15
A14
A13
A12
WE
CE2
A11
VCC
NC
A10
A9
A8
A7
A6
A5
A4
OE
A16
CE1
I/O7
I/O6
I/O5
I/O4
I/O3
VSS
I/O2
I/O1
I/O0
A0
A1
A2
A3
GENERAL DESCRIPTION
The T14L1024A is a one-megabit density, fast
static random access memory organized as 131,072
words by 8 bits. It is designed for use in high
performance
memory applications such as main
memory storage and high speed communication
buffers. Fabricated using high performance CMOS
technology, access times down to 10ns are achieved.
Memory
expansion
by
accomplished using the chip enable pins
CE1
and
CE2. This device is packaged in a standard 32-pin
300 mil DIP/SOJ and 32-pin SOP/TSOP-I.
BLOCK DIAGRAM
banking
is
easily
PIN DESCRIPTION
SYMBOL
A0 - A16
I/O0 - I/O7
/CE1,CE2
/WE
/OE
Vcc
Vss
PART NUMBER EXAMPLES
PACKAGE SPEED
T14L1024A-10J SOJ 300mil 10ns
T14L1024A-10P TSOP-I 8x13.4mm 10ns
T14L1024A-10H TSOP-I 8x20mm 10ns
T14L1024A-10N DIP 300mil
10ns
T14L1024A-10D SOP
10ns
DESCRIPTION
Address Inputs
Data Inputs/Outputs
Chip Select Inputs
Write Enable
Output Enable
Power Supply
Ground
A8
A9
A7
A6
A5
A3
A4
A2
A1
A0
I/O0
I/O1
A10
NC
28
27
26
25
23
24
22
21
20
19
18
17
32
29
1
2
3
4
6
5
7
8
9
10
11
12
15
16
Vcc
A12
A13
A14
A15
A16
I/O7
I/O6
I/O5
A11
CE2
WE
OE
CE1
I/O2
Vss
30
31
13
14
I/O4
I/O3
DIP
/
SOJ
/
SOP
DECODER
A0
.
.
A16
CE2
WE
OE
I/O7
Vcc
Vss
DATA I/O
CORE
ARRAY
CE1
I/O0
.
.