- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9081 > SY89531LHZ TR (Micrel Inc)IC SYNTHESIZR LVPECL/HSTL 64TQFP PDF資料下載
參數(shù)資料
| 型號： | SY89531LHZ TR |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 4/10頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SYNTHESIZR LVPECL/HSTL 64TQFP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 系列： | Precision Edge® |
| 類型： | 時鐘/頻率合成器 |
| PLL： | 是 |
| 輸入： | 晶體 |
| 輸出： | HSTL，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:13 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 500MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 1.6 V ~ 3.6 V |
| 工作溫度： | 0°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 64-EP-TQFP |
| 包裝： | 帶卷 (TR) |
3
Precision Edge
SY89531L
Micrel, Inc.
M9999-010808
hbwhelp@micrel.com or (408) 955-1690
PIN DESCRIPTION
Power
Pin Number
Pin Name
Pin Function
60, 61
V
CC_Logic
Power for Core Logic: Connect to 3.3V supply. 3.3V power pins are not internally
connected on the die, and must be connected together on the PCB.
62
V
CCA
Power for PLL: Connect to “quiet” 3.3V supply. 3.3V power pins are not internally
connected on the die, and must be connected together on the PCB.
55
V
CCOA
Power for Output Drivers: Connect all V
CCOA and VCCOC pins to 3.3V supply and VCCOB
30, 31, 50
V
CCOB
pins to 1.8V supply.
21
V
CCOC
9, 25, 63, 29
GND
Ground: Exposed pad must be soldered to a ground plane.
(exposed pad)
Configuration
Pin Number
Pin Name
Pin Function
4
VCO_SEL
LVTTL/CMOS Compatible Input: Selects between internal or external VCO. For
external VCO, leave floating. Default condition is logic HIGH. Internal 25k
pull-up.
When tied LOW, internal VCO is selected.
7
LOOP REF
Analog Input/Output: Provides the reference voltage for PLL loop filter.
8
LOOP FILTER
Analog Input/Output: Provides the loop filter for PLL. See
“External Loop Filter
Considerations” for loop filter values.
13,14,15,16
M (3:0)
LVTTL/CMOS Compatible Input: Used to change the PLL feedback divider. Internal 25k
pull-up. M0 = LSB. Default is logic HIGH. See
“Feedback Divide Select” table.
22, 23, 24
FSEL_C (2:0)
LVTTL/CMOS Compatible Input: Bank C post divide select. Internal 25k
pull-up.
Default is logic HIGH. See
“Post-Divide Frequency Select” table. FSEL_C0 = LSB.
26, 27, 28
FSEL_B (2:0)
LVTTL/CMOS Compatible Input: Bank B post divide select. Internal 25k
pull-up.
Default is logic HIGH. See
“Post-Divide Frequency Select” table. FSEL_B0 = LSB.
56, 57, 58
FSEL_A (2:0)
LVTTL/CMOS Compatible Input: Bank A post divide select. Internal 25k
pull-up.
Default is logic HIGH. See
“Post-Divide Frequency Select” table. FSEL_A0 = LSB.
59
OUT_SYNC
Banks A, B, C Output Synchronous Control: (LVTTL/CMOS compatible). Internal 25k
pull-up. After any bank has been programmed, toggle with a HIGH-LOW-HIGH
pulse to resynchronize all output banks.
Input/Output
Pin Number
Pin Name
Pin Function
1, 2, 3
NC
No Connect: Leave floating.
10, 11
XTAL2, XTAL1
Crystal Input. Directly connect a series resonant crystal across inputs.
12
VBB_REF
Reference Output Voltage. Used for single-ended input. Maximum sink/source
current = 0.5mA.
5, 6
/EXT_VCO,
Differential “Any In” Compatible Input Pair. Allows for external VCO connection. The “Any
EXT_VCO
In” input structure accepts many popular logic types. See
“Input Interface for ExtVCO Pins”
section for interface diagrams. Can leave unconnected if using internal VCO.
51, 52, 53, 54
QA1 to QA0
Bank A 100k LVPECL Output Drivers: Output frequency is controlled by FSEL_A
(0:2). Terminate outputs with 50
to V
CC –2V. See “Output Termination
Recommendations” section.
32–49
QB8 to QB0
Bank B Output Drivers: Differential HSTL outputs. See
“Output Termination Recommendations”
section. Output frequency is controlled by FSEL_B (0:2).
17, 18, 19, 20
QC1 to QC0
Bank C 100k LVPECL Output Drivers: Output frequency is controlled by FSEL_C (0:2).
Terminate outputs with 50
to V
CC–2V. See “Output Termination Recommendations” section.
64
NC
No Connect: Leave floating.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M83723/86G12126 | CONN PLUG 12POS STRAIGHT W/SCKT |
| VI-24K-MW-S | CONVERTER MOD DC/DC 40V 100W |
| X9421WS16T1 | IC XDCP SGL 64-TAP 10K 16-SOIC |
| SY89536LHZ TR | IC SYNTHESIZR LVPECL/HSTL 64TQFP |
| X9421WS16IZT1 | IC XDCP SGL 64-TAP 10K 16-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY89532L | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V, PRECISION, 33MHz to 500MHz PROGRAMMABLE LVPECL AND HSTL BUS CLOCK SYNTHESIZER |
| SY89532L_08 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V, PRECISION, 33MHz to 500MHz PROGRAMMABLE LVPECL AND LVDS BUS CLOCK SYNTHESIZER |
| SY89532LHC | 功能描述:IC SYNTHESIZR LVPECL/LVDS 64TQFP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:Precision Edge® 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| SY89532LHCTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V, PRECISION, 33MHz to 500MHz PROGRAMMABLE LVPECL AND LVDS BUS CLOCK SYNTHESIZER |
| SY89532LHH | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V, PRECISION, 33MHz to 500MHz PROGRAMMABLE LVPECL AND LVDS BUS CLOCK SYNTHESIZER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。