- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2116 > SY89228UMG TR (Micrel Inc)IC CLK DIVIDER /3/5 LVPECL 16MLF PDF資料下載
參數(shù)資料
| 型號(hào)： | SY89228UMG TR |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 13/16頁 |
| 文件大小： | 0K |
| 描述： | IC CLK DIVIDER /3/5 LVPECL 16MLF |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 系列： | Precision Edge® |
| 類型： | 時(shí)鐘除法器 |
| PLL： | 無 |
| 輸入： | CML，LVDS，PECL |
| 輸出： | LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 1.5GHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 2.375 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-VFQFN 裸露焊盤，16-MLF? |
| 供應(yīng)商設(shè)備封裝： | 16-MLF?（3x3） |
| 包裝： | 帶卷 (TR) |
Micrel, Inc.
SY89228U
August 2007
M9999-080707-A
hbwhelp@micrel.com or (408) 955-1690
6
AC Electrical Characteristics
(8)
VCC = 2.5V ±5% or 3.3V ±10%; RL = 50
to V
CC-2V; TA = –40°C to + 85°C, unless otherwise stated.
Symbol
Parameter
Condition
Min
Typ
Max
Units
fMAX
Maximum Input Operating
Frequency
VOUT
≥ 200mV
1.0
1.5
GHz
tw
Minimum Pulse Width
IN, /IN
400
ps
tpd
Differential Propagation Delay
In-to-Q
100mV < VIN
≤ 200mV, Note 9
900
1150
1500
ps
In-to-Q
200mV < VIN
≤ 800mV, Note 9
800
1050
1400
ps
/MR(H-L)-to-Q
350
570
850
ps
tRR
Reset Recovery Time
/MR(L-H)-to-IN
300
ps
tS EN
Set-up Time
EN-to-IN
Note 10
300
ps
tH EN
Hold Time
IN-to-EN
Note 10
800
ps
tskew
Part-to-Part Skew
Note 10
450
ps
tJITTER
Clock
Random Jitter
Note 11
1
psRMS
Cycle-to-Cycle Jitter
Note 12
1
psRMS
Total Jitter
Note 13
10
psPP
tr, tf
Output Rise/Fall Time (20% to
80%)
At full output swing.
100
270
ps
Output Duty Cycle(÷ 3)
Duty Cycle(input): 50%; f
≤1GHz;
Note 14
46
54
%
Output Duty Cycle(÷ 5)
Duty Cycle(input): 50%; f
≤1GHz;
Note 14
47
53
%
Notes:
8. High-frequency AC-parameters are guaranteed by design and characterization.
9. The propagation delay is function of the rise and fall times at IN. Input tr / tf
≤ 300ps (20% to 80%). See “Typical Operating Characteristics”
for details.
10. Set-up and hold times apply to synchronous applications that intend to enable/disable before the next clock cycle. For asynchronous
applications, set-up and hold do not apply.
11. Random Jitter is measured with a K28.7 character pattern, measured at <fMAX.
12. Cycle-to-Cycle Jitter definition: the variation of periods between adjacent cycles, Tn – Tn-1 where T is the time between rising edges of the
output signal.
13. Total Jitter definition: with an ideal clock input of frequency <fMAX, no more than one output edge in 10
12 output edges will deviate by more
than the specified peak-to-peak jitter value.
14. For Input Duty Cycle different from 50%, see “Output Duty Cycle Equation” in “Functional Description” subsection.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SY89229UMG TR | IC CLK DIVIDER /3/5 LVDS 16MLF |
| SY89230UMG TR | IC CLOCK DIVIDER LVPECL 16-MLF |
| SY89231UMG TR | IC CLOCK DIVIDER LVDS 16MLF |
| SY89250VMI TR | IC RECEIVER DIFF 3.3V/5V 8-MLF |
| SY89251VMG TR | IC RCVR ENH DIFF PECL/ECL 8-MLF |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY89229U | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:1GHz Precision, LVPECL ±3, ±5 Clock Divider with Fail-Safe Input and Internal Termination |
| SY89229UMG | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 Divide-by-3 and 5 LVDS Clock Divider with Internal Termination and FSI (1GHz) RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| SY89229UMG TR | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 Divide-by-3 and 5 LVDS Clock Divider with Internal Termination and FSI (1GHz) RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| SY89229UMGTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:1GHz Precision, LVDS ÷3, ÷5 Clock Divider with Fail Safe Input and Internal Termination |
| SY89230U | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:1GHz Precision, LVPECL ±3, ±5 Clock Divider with Fail-Safe Input and Internal Termination |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。