- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2116 > SY89216VMI TR (Micrel Inc)IC RCVR/BUFFER 3.3/5V 1GHZ 8-MLF PDF資料下載
參數(shù)資料
| 型號： | SY89216VMI TR |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 6/6頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC RCVR/BUFFER 3.3/5V 1GHZ 8-MLF |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 系列： | SY89 |
| 邏輯類型： | 差分接收器 |
| 電源電壓： | 3 V ~ 3.6 V，4.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-VFDFN 裸露焊盤，8-MLF? |
| 供應(yīng)商設(shè)備封裝： | 8-MLF?（2x2） |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | SY89216VMITR SY89216VMITR-ND |
Micrel, Inc.
SY89468U
November 2008
M9999-110308-D
hbwhelp@micrel.com or (408) 955-1690
6
AC Electrical Characteristics(8)
VCC = +2.5V ±5%, RL = 100_ across the outputs; TA = –40°C to +85°C, unless otherwise stated.
Symbol
Parameter
Condition
Min
Typ
Max
Units
fMAX
Maximum Operating Frequency
VOUT ≥ 200mV
1.0
1.5
GHz
Differential Propagation Delay
IN-to-Q
100mV ≤ VIN ≤ 200mV, Note 9
600
810
1200
ps
IN-to-Q
200mV ≤ VIN ≤ 800mV, Note 9
500
720
1100
ps
tpd
SEL-to-Q
VTH = VCC/2
350
580
850
ps
tS OE
Set-up Time
OE-to-IN
Note 10
300
ps
tH OE
Hold Time
IN-to-OE
Note 10
800
ps
Output-to-Output Skew
Note 11
15
40
ps
Input-to-Input Skew
Note 12
5
25
ps
tSKEW
Part-to-Part Skew
Note 13
300
ps
Clock
Random Jitter
Note 14
1
psRMS
Cycle-to-Cycle Jitter
Note 15
1
psRMS
Total Jitter
Note 16
10
psPP
tJITTER
Crosstalk-Induced Jitter
Note 17
0.7
psRMS
tr, tf
Output Rise/Fall Time (20% to 80%)
At full output swing.
90
270
ps
VIN > 200mV
47
53
%
Duty Cycle
100mV ≤ VIN ≤ 200mV
45
55
%
Notes:
8. High-frequency AC-parameters are guaranteed by design and characterization.
9. Propagation delay is measured with input tr, tf ≤ 300ps (20% to 80%). The propagation delay is a function of the rise and fall times at IN.
See “Typical Operating Characteristics” for details.
10. Set-up and hold times apply to synchronous applications that intend to enable/disable before the next clock cycle. For asynchronous
applications, set-up and hold do not apply.
11. Output-to-Output skew is measured between two different outputs under identical transitions.
12. Input-to-Input skew is the time difference between the two inputs to one output, under identical input transitions.
13. Part-to-Part skew is defined for two parts with identical power supply voltages at the same temperature and with no skew of the edges at
the respective inputs.
14. Random Jitter is measured with a K28.7 character pattern, measured at <fMAX.
15. Cycle-to-Cycle Jitter definition: the variation of periods between adjacent cycles, Tn – Tn-1 where T is the time between rising edges of the
output signal.
16. Total Jitter definition: with an ideal clock input of frequency <fMAX, no more than one output edge in 10
12 output edges will deviate by more
than the specified peak-to-peak jitter value.
17. Crosstalk is measured at the output while applying two similar differential clock frequencies that are asynchronous with respect to each
other at the inputs.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SY89218UHY | IC CLK BUFF DVDR MUX 2:15 64TQFP |
| SY89221UHY | IC CLK BUFF DVDR MUX 2:15 64TQFP |
| SY89222LMI TR | IC TRANSLATOR DUAL 3.3V 8-MLF |
| SY89223LMI TR | IC TRANSLATOR DUAL 3.3V 8-MLF |
| SY89228UMG TR | IC CLK DIVIDER /3/5 LVPECL 16MLF |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY89218U | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Precision 1:15 LVDS Fanout Buffer with 2:1 MUX and Four ±1/±2/±4 Clock Divider Output Banks |
| SY89218U_0708 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:YPrecision 1:15 LVDS Fanout Buffer with 2:1 |
| SY89218UHY | 功能描述:時鐘驅(qū)動器及分配 2.5V Integrated Divider + Fanout with 15 LVDS Outputs asn FSI Inputs (I Temp, Lead Free) RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| SY89218UHYTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:YPrecision 1:15 LVDS Fanout Buffer with 2:1 |
| SY89221U | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Precision 1:15 LVPECL Fanout Buffer with 2:1 MUX and Four ±1/±2/±4 Clock Divider Output Banks |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。