- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗9779 > SY89216VMG TR (Micrel Inc)IC RECEIVER/BUFFER 1GHZ 8-MLF PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉(h脿o)锛� | SY89216VMG TR |
| 寤犲晢锛� | Micrel Inc |
| 鏂囦欢闋�(y猫)鏁�(sh霉)锛� | 6/6闋�(y猫) |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC RECEIVER/BUFFER 1GHZ 8-MLF |
| 妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 1,000 |
| 绯诲垪锛� | SY89 |
| 閭忚集椤炲瀷锛� | 宸垎鎺ユ敹鍣� |
| 闆绘簮闆诲锛� | 3 V ~ 3.6 V锛�4.5 V ~ 5.5 V |
| 宸ヤ綔婧害锛� | -40°C ~ 85°C |
| 瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
| 灏佽/澶栨锛� | 8-VFDFN 瑁搁湶鐒婄洡锛�8-MLF? |
| 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 | 8-MLF?锛�2x2锛� |
| 鍖呰锛� | 甯跺嵎 (TR) |
| 鍏跺畠鍚嶇ū锛� | SY89216VMGTR SY89216VMGTR-ND |
Micrel, Inc.
SY89468U
November 2008
M9999-110308-D
hbwhelp@micrel.com or (408) 955-1690
6
AC Electrical Characteristics(8)
VCC = +2.5V 卤5%, RL = 100_ across the outputs; TA = 鈥�40掳C to +85掳C, unless otherwise stated.
Symbol
Parameter
Condition
Min
Typ
Max
Units
fMAX
Maximum Operating Frequency
VOUT 鈮� 200mV
1.0
1.5
GHz
Differential Propagation Delay
IN-to-Q
100mV 鈮� VIN 鈮� 200mV, Note 9
600
810
1200
ps
IN-to-Q
200mV 鈮� VIN 鈮� 800mV, Note 9
500
720
1100
ps
tpd
SEL-to-Q
VTH = VCC/2
350
580
850
ps
tS OE
Set-up Time
OE-to-IN
Note 10
300
ps
tH OE
Hold Time
IN-to-OE
Note 10
800
ps
Output-to-Output Skew
Note 11
15
40
ps
Input-to-Input Skew
Note 12
5
25
ps
tSKEW
Part-to-Part Skew
Note 13
300
ps
Clock
Random Jitter
Note 14
1
psRMS
Cycle-to-Cycle Jitter
Note 15
1
psRMS
Total Jitter
Note 16
10
psPP
tJITTER
Crosstalk-Induced Jitter
Note 17
0.7
psRMS
tr, tf
Output Rise/Fall Time (20% to 80%)
At full output swing.
90
270
ps
VIN > 200mV
47
53
%
Duty Cycle
100mV 鈮� VIN 鈮� 200mV
45
55
%
Notes:
8. High-frequency AC-parameters are guaranteed by design and characterization.
9. Propagation delay is measured with input tr, tf 鈮� 300ps (20% to 80%). The propagation delay is a function of the rise and fall times at IN.
See 鈥淭ypical Operating Characteristics鈥� for details.
10. Set-up and hold times apply to synchronous applications that intend to enable/disable before the next clock cycle. For asynchronous
applications, set-up and hold do not apply.
11. Output-to-Output skew is measured between two different outputs under identical transitions.
12. Input-to-Input skew is the time difference between the two inputs to one output, under identical input transitions.
13. Part-to-Part skew is defined for two parts with identical power supply voltages at the same temperature and with no skew of the edges at
the respective inputs.
14. Random Jitter is measured with a K28.7 character pattern, measured at <fMAX.
15. Cycle-to-Cycle Jitter definition: the variation of periods between adjacent cycles, Tn 鈥� Tn-1 where T is the time between rising edges of the
output signal.
16. Total Jitter definition: with an ideal clock input of frequency <fMAX, no more than one output edge in 10
12 output edges will deviate by more
than the specified peak-to-peak jitter value.
17. Crosstalk is measured at the output while applying two similar differential clock frequencies that are asynchronous with respect to each
other at the inputs.
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| MAX223EWI+T | IC RS-232 DRVR/RCVR 28-SOIC |
| V300C12M150BG | CONVERTER MOD DC/DC 12V 150W |
| V300C12M150BF2 | CONVERTER MOD DC/DC 12V 150W |
| AD7853LARZ-REEL | IC ADC 12BIT SRL 200KSPS 24SOIC |
| V300C12M150BF | CONVERTER MOD DC/DC 12V 150W |
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| SY89216VMI TR | 鍔熻兘鎻忚堪:IC RCVR/BUFFER 3.3/5V 1GHZ 8-MLF RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 閭忚集 - 灏堢敤閭忚集 绯诲垪:SY89 鐢�(ch菐n)鍝佽畩鍖栭€氬憡:Product Discontinuation 25/Apr/2012 妯�(bi膩o)婧�(zh菙n)鍖呰:1,500 绯诲垪:74SSTV 閭忚集椤炲瀷:DDR 鐨勫瘎瀛樼珐娌栧櫒 闆绘簮闆诲:2.3 V ~ 2.7 V 浣嶆暩(sh霉):14 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:48-TFSOP锛�0.240"锛�6.10mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:48-TSSOP 鍖呰:甯跺嵎 (TR) |
| SY89216VMITR | 鍒堕€犲晢:MICREL 鍒堕€犲晢鍏ㄧū:Micrel Semiconductor 鍔熻兘鎻忚堪:3.3V/5V 1GHz DIFFERENTIAL PECL/ECL RECEIVER/BUFFER |
| SY89218U | 鍒堕€犲晢:MICREL 鍒堕€犲晢鍏ㄧū:Micrel Semiconductor 鍔熻兘鎻忚堪:Precision 1:15 LVDS Fanout Buffer with 2:1 MUX and Four 卤1/卤2/卤4 Clock Divider Output Banks |
| SY89218U_0708 | 鍒堕€犲晢:MICREL 鍒堕€犲晢鍏ㄧū:Micrel Semiconductor 鍔熻兘鎻忚堪:YPrecision 1:15 LVDS Fanout Buffer with 2:1 |
| SY89218UHY | 鍔熻兘鎻忚堪:鏅�(sh铆)閻橀﹨(q奴)鍕�(d貌ng)鍣ㄥ強鍒嗛厤 2.5V Integrated Divider + Fanout with 15 LVDS Outputs asn FSI Inputs (I Temp, Lead Free) RoHS:鍚� 鍒堕€犲晢:Micrel 涔樻硶/闄ゆ硶鍥犲瓙:1:4 杓稿嚭椤炲瀷:Differential 鏈€澶ц几鍑洪牷鐜�:4.2 GHz 闆绘簮闆诲-鏈€澶�: 闆绘簮闆诲-鏈€灏�:5 V 鏈€澶у伐浣滄韩搴�:+ 85 C 灏佽 / 绠遍珨:SOIC-8 灏佽:Reel |
鐧�(f膩)甯冪穵鎬ラ噰璩�(g貌u)锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�
