- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2018 > SY87725LHY TR (Micrel Inc)IC TRANSCEIVER SGL CHIP 64-TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | SY87725LHY TR |
| 廠商： | Micrel Inc |
| 文件頁(yè)數(shù)： | 17/20頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC TRANSCEIVER SGL CHIP 64-TQFP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 類型： | 收發(fā)器 |
| 規(guī)程： | LVDS |
| 電源電壓： | 3.15 V ~ 3.45 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 64-EP-TQFP |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | SY87725LHYTR SY87725LHYTR-ND |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
Micrel, Inc.
SY87725L
July 2007
6
M9999-071007-B
hbwhelp@micrel.com or (408) 955-1690
Functional Description
The SY87725L is a fully integrated transceiver with an
integrated serial-to-4-bit DeMUX and 4-bit-to-serial
Multiplexer.
Receive Section
Clock and Data Recovery Function
The Clock Recovery function includes a synthesizer that
generates a stable frequency based on the REFCLK
input. The REFCLK input can be either a differential
PECL input or a single-ended TTL input. It can also be
either 77.76MHz or 155.52MHz as selected by
REFFREQSEL. The synthesized frequency derived from
the REFCLK is within 1000ppm of the incoming serial
data rate and is used by the Clock and Data Recovery
(CDR) circuit to “train” to the correct frequency range.
This training function minimizes the acquisition time for
the CDR to lock onto the incoming data stream by
keeping the CDR frequency within close range of the
recovered clock in the case of loss of data.
The RCV_FSEL0 and RCV_FSEL1 inputs select the
receive data rate. For example, these inputs can be
used to select an OC-48, OC-24 or OC-12 data rate for
the serial data in, SIN. The typical input sensitivity of
SIN is 30mV.
The Clock Recovery function also generates CLKOUT2
that is controlled by the XMT_DDRSEL input for regular
or double data rate applications. If a clean, low-jitter
byte-rate clock is not available for CLKIN to the Transmit
Synthesizer, CLKOUT2 can be used as the reference
clock.
DeMUX Function
The recovered serial data from the CDR is converted to
a 4-bit parallel word by a 1:4 de-multiplexer. The serial-
to-parallel conversion sequence is LSB first, i.e. first
serial bit in is DOUT0, second serial bit in is DOUT1,
etc. A RCV_SYNC pulse input is used to set the word
boundary of the 4-bit parallel word. A single pulse,
applied asynchronously for a minimum of two input clock
cycles to the RCV_SYNC input, causes the start bit of
conversion to occur one bit earlier.
The CLKOUT output is the parallel data rate clock to be
used with the DOUT parallel data from the DeMUX. It is
selectable by the RCV_DDRSEL input to be either at the
parallel data rate or one-half the parallel data rate for
double data rate applications.
Transmit Section
Synthesizer Function
The SY87725L Transmit Synthesizer uses the divide-by-
4 parallel clock input or a divide-by-8 clock input when
double data rate is selected as a reference clock. The
XMT_FSEL0 and XMT_FSEL1 inputs select the TX data
rate. For example, these inputs can be used to select an
OC-24, OC-12 or OC-3 rate for the serial data out,
SOUT.
MUX Function
The 4-bit parallel data input is converted to a serial data
stream with a 4:1 multiplexer. The parallel-to-serial
conversion sequence is LSB first, i.e. DIN0 will be
shifted out first, followed by DIN1, etc.
Auto-Alignment Function
Because the 4-bit parallel data input can have an
arbitrary phase relationship with the transmit byte-rate
clock input (CLKIN), an auto-alignment function is
included in the transmit parallel-to-serial circuit.
The phase of the 4-bit parallel data is sampled and
compared with the phase of the incoming CLKIN. If the
clock and data are not in the proper phase relationship,
the phase is internally adjusted to insure that the data
will be sampled at the optimal time. This can result in a
variation of the latency between the parallel data in and
the serial data out (TDOUT) of up to three CLKIN clock
cycles.
Loopback Function
Two 3:1 multiplexers are provided to allow Local or
Remote Loopback.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SY87729LHI | IC SYNTHESIZER FRACT 3.3V 32TQFP |
| SY87739LHG | IC SYNTHESIZER FRACT 3.3V 32TQFP |
| SY87813LHG | IC CLOCK/DATA REC 1.3GBPS 32TQFP |
| SY89295UTI TR | IC DELAY LINE 1024TAP 32-TQFP |
| SY89296UTI TR | IC DELAY LINE 1024TAP 32-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY87729L | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V AnyClock (10MHz to 365MHz) FRACTIONAL N SYNTHESIZER |
| SY87729L_06 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V AnyClock (10MHz to 365MHz) FRACTIONAL N SYNTHESIZER |
| SY87729L_07 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V AnyClock (10MHz to 365MHz) FRACTIONAL N SYNTHESIZER |
| SY87729L_11 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V AnyClock?, 10MHz to 365MHz |
| SY87729LHG | 功能描述:IC SYNTHESIZER FRACT 3.3V 32TQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:AnyClock® 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。