- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385891 > SY58040UMG (MICREL INC) ULTRA PRECISION 4 4 CML SWITCH WITH INTERNAL I/O TERMINATION PDF資料下載
參數(shù)資料
| 型號： | SY58040UMG |
| 廠商： | MICREL INC |
| 元件分類： | 運動控制電子 |
| 英文描述： | ULTRA PRECISION 4 4 CML SWITCH WITH INTERNAL I/O TERMINATION |
| 中文描述： | 4-CHANNEL, CROSS POINT SWITCH, QCC44 |
| 封裝： | 7 X 7 MM, GREEN, MLF-44 |
| 文件頁數(shù)： | 3/12頁 |
| 文件大?。?/td> | 192K |
| 代理商： | SY58040UMG |
3
SY58040U
Micrel, Inc.
M9999-020707
hbwhelp@micrel.com or (408) 955-1690
PACKAGE/ORDERING INFORMATION
Ordering Information
(1)
Package
Type
MLF-44
MLF-44
MLF-44
Operating
Range
Industrial
Industrial
Industrial
Package
Marking
SY58040U
SY58040U
SY58040U Pb-Free
bar-line indicator
SY58040U Pb-Free
bar-line indicator
Lead
Finish
Sn-Pb
Sn-Pb
Pb-Free,
Green NiPdAu
Pb-Free,
Green NiPdAu
SY58040U
SY58040UMI
SY58040UMITR
(2)
SY58040UMG
(3)
SY58040UMGTR
(2, 3)
MLF-44
Industrial
Notes:
1.
2.
3. Pb-Free package recommended for new designs.
Contact factory for die availability. Dice are guaranteed at T
A
= 25
°
C, DC electricals only.
Tape and Reel.
Pin Number
17, 15,
10, 8,
4, 2,
41, 39
16, 9,
3, 40
Pin Name
IN0, /IN0
IN1, /IN1
IN2, /IN2
IN3, /IN3
VT0, VT1
VT2, VT3
Pin Function
Differential Inputs: These input pairs are the differential signal inputs to the device. Inputs accept
AC or DC-coupled signals as small as 100mV. Each pin of a pair internally terminates to a VT pin
through 50
. Note that these inputs will default to an indeterminate state if left open. Please refer to
the “Input Interface Applications” section for more details.
Input Termination Center-Tap: Each side of the differential input pair terminates to a VT pin. The VT
pins provide a center-tap to a termination network for maximum interface flexibility. See “Input
Interface Applications” section for more details.
Reference Voltage: This output biases to V
CC
–1.2V. It is used when AC coupling the inputs.
Connect VRef-AC output pin to the VT input pin. Bypass each VRef-AC pin with a 0.01
μ
F low ESR
capacitor to V
CC
. See “Input Interface Applications” section for more details.
14,
11,
1,
42
18
19
38
37
5
7
VRef_AC0
VRef_AC1
VRef_AC2
VRef_AC3
SIN0
SIN1
SOUT0
SOUT1
CONF,
LOAD
These single-ended TTL/CMOS-compatible inputs address the data inputs. Note that these inputs
are internally connected to a 25k
pull-up resistor and will default to a logic HIGH state if left open.
These single-ended TTL/CMOS-compatible inputs address the data outputs. Note that these inputs
are internally connected to a 25k
pullup resistor and will default to a logic HIGH state if left open.
These single-ended TTL/CMOS compatible inputs control the transfer of the addresses to the
internal multiplexers. See “Address Tables” and “Timing Diagram” sections for more details. Note
that these inputs are internally connected to a 25k
pull-up resistor and will default to a logic HIGH
state if left open.
Configuration Sequence
1. Load: Loads configuration into buffer, while Configuration Buffer holds existing switch configuration.
2. Configuration: Loads new configuration into the Configuration Buffer and updates switch configuration.
Buffer Mode
The SY58040U defaults to buffer mode (IN-to-Q) if the load and configuration control signals are
floating.
Differential Outputs: These CML output pairs are the outputs of the device. Please refer to the truth
table below for details. Unused output pairs may be left open. Each output is designed to drive
400mV into 100
across the pair, or 50
to V
CC
.
23, 24,
26, 27,
29, 30
32, 33
6, 22, 25,
28, 31, 34
12, 13, 20, 21,
35, 36, 43, 44 Exposed pad
Q0, /Q0,
Q1, /Q1,
Q2, /Q2,
Q3, /Q3,
VCC
Positive power supply. Bypass with 0.1
μ
F//0.01
μ
F low ESR capacitors and place as close to each
V
CC
pin.
Ground. GND and EPad must both be connected to most negative potential of chip ground.
GND,
PIN DESCRIPTION
1
2
3
4
5
6
7
8
9
10
11
33
32
31
30
29
28
27
26
25
24
23
12 13 14 15 16 17 18 19
44 43 42 41 40 39 38 37
VREF-AC2
/IN2
VT2
IN2
CONFIG
VCC
LOAD
/IN1
VT1
IN1
/Q3
Q3
VCC
/Q2
Q2
VCC
/Q1
Q1
VCC
/Q0
Q0
V
I
V
G
G
/
S
S
20 21 22
35
VREF-AC1
36
34
V
G
G
V
/
V
G
G
I
S
S
V
G
G
44-Pin MLF
(MLF-44)
相關PDF資料 |
PDF描述 |
|---|---|
| SY58040UMGTR | ULTRA PRECISION 4 4 CML SWITCH WITH INTERNAL I/O TERMINATION |
| SY58051UMGTR | ULTRA-PRECISION CML AnyGate WITH INTERNAL INPUT AND OUTPUT TERMINATION |
| SY58051U | ULTRA-PRECISION CML AnyGate WITH INTERNAL INPUT AND OUTPUT TERMINATION |
| SY58051UMG | ULTRA-PRECISION CML AnyGate WITH INTERNAL INPUT AND OUTPUT TERMINATION |
| SY58051UMI | ULTRA-PRECISION CML AnyGate WITH INTERNAL INPUT AND OUTPUT TERMINATION |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SY58040UMG TR | 功能描述:IC CROSSPOINT SWITCH 4X4 44MLF RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關，多路復用器，多路分解器 系列:Precision Edge® 標準包裝:48 系列:- 功能:開關 電路:4 x SPST - NO 導通狀態(tài)電阻:100 歐姆 電壓電源:單/雙電源 電壓 - 電源，單路/雙路(±):2 V ~ 12 V，±2 V ~ 6 V 電流 - 電源:50nA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:16-SOIC 包裝:管件 |
| SY58040UMGTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:ULTRA PRECISION 4 4 CML SWITCH WITH INTERNAL I/O TERMINATION |
| SY58040UMI | 功能描述:IC CROSSPOINT SWITCH 4X4 44MLF RoHS:否 類別:集成電路 (IC) >> 接口 - 模擬開關，多路復用器，多路分解器 系列:Precision Edge® 標準包裝:48 系列:- 功能:開關 電路:4 x SPST - NO 導通狀態(tài)電阻:100 歐姆 電壓電源:單/雙電源 電壓 - 電源，單路/雙路(±):2 V ~ 12 V，±2 V ~ 6 V 電流 - 電源:50nA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:16-SOIC 包裝:管件 |
| SY58040UMI TR | 功能描述:IC CROSSPOINT SWITCH 4X4 44MLF RoHS:否 類別:集成電路 (IC) >> 接口 - 模擬開關，多路復用器，多路分解器 系列:Precision Edge® 標準包裝:48 系列:- 功能:開關 電路:4 x SPST - NO 導通狀態(tài)電阻:100 歐姆 電壓電源:單/雙電源 電壓 - 電源，單路/雙路(±):2 V ~ 12 V，±2 V ~ 6 V 電流 - 電源:50nA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:16-SOIC 包裝:管件 |
| SY58040UMITR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:ULTRA PRECISION 4 4 CML SWITCH WITH INTERNAL I/O TERMINATION |
發(fā)布緊急采購，3分鐘左右您將得到回復。