
3
Precision Edge
SY58039U
Micrel, Inc.
M9999-121207
hbwhelp@micrel.com or (408) 955-1690
PACKAGE/ORDERING INFORMATION
Pin Number
Pin Name
Pin Function
20, 18
IN0, /IN0,
Differential Inputs: These input pairs are the differential signal inputs to the device. Inputs accept
16, 14
IN1, /IN1,
AC- or DC-coupled signals as small as 100mV. Each pin of a pair internally terminates to a VT
13, 11
IN2, /IN2,
pin through 50. Note that these inputs will default to an indeterminate state if left open.
9, 7
IN3, /IN3,
Please refer to the “Input Interface Applications” section for more details.
5, 3
IN4, /IN4,
1, 43
IN5,/IN5,
42, 40
IN6, /IN6,
38, 36
IN7, /IN7
19, 15
VT0, VT1
Input Termination Center-Tap: Each side of the differential input pair terminates to a VT pin.
12, 8
VT2, VT3,
The VT pins provide a center-tap to a termination network for maximum interface flexibility.
4, 44
VT4, VT5,
See “Input Interface Applications” section for more details. For a CML or LVDS inputs, the VT
41, 37
VT6, VT7
pin is left floating.
17
VREF-AC0,
Reference Voltage: This output biases to V
CC–1.2V. It is used when AC coupling the inputs
10
VREFAC1,
(IN, /IN). For AC-coupled applications, connect VREF_AC to the VT pin and bypass with a
2
VREFAC2,
0.01F low ESR capacitor to VCC. See “Input Interface Applications” section for more details.
39
VREF-AC3
21
SEL0,
The single-ended TTL/CMOS-compatible inputs select the inputs to the multiplexer. Note that
22
SEL1,
this input is internally connected to a 25k pull-up resistor and will default to a logic HIGH state
35
SEL2
if left open.
24, 27, 29, 32
VCC
Positive Power Supply. Bypass with 0.1F0.01F low ESR capacitors as close to each VCC
pin.
25, 26,
Q0,/Q0,
Differential Outputs: These 400mV LVPECL output pairs are the outputs of the device. Each
30, 31
Q1,/Q1
output is designed to drive 400mV into 50 terminated VCC–2V (or VCC–1.2V if AC-coupled).
Unused output pairs may be left open.
23, 28, 33
GND,
Ground. GND and exposed pad must both be connected to the most negative potential of chip
Exposed Pad
ground.
PIN DESCRIPTION
1
2
3
4
5
6
7
8
33
32
31
30
29
28
27
26
12 13 14 15 16 17 18 19
44 43 42 41 40 39 38 37
IN5
VREF-AC2
/IN4
VT4
IN4
NC
/IN3
VT3
GND
VCC
/Q1
Q1
VCC
GND
VCC
/Q0
/IN6
VT6
/IN6
/IN5
VT5
VREF-AC3
IN7
VT7
9
10
11
25
24
23
20 21 22
35
IN3
VREF-AC1
/IN2
Q0
VCC
GND
36
34
NC
SEL2
/IN7
IN1
VT1
/IN1
IN2
VT2
VREF-AC0
/IN0
VT0
SEL2
SEL1
IN0
44-Pin MLF (MLF-44)
Ordering Information(1)
Package
Operating
Package
Lead
Part Number
Type
Range
Marking
Finish
SY58039UMI
MLF-44
Industrial
SY58039U
Sn-Pb
SY58039UMITR(2)
MLF-44
Industrial
SY58039U
Sn-Pb
SY58039UMY(3)
MLF-44
Industrial
SY58039U with
Pb-Free
Pb-Free bar-line indicator
Matte-Sn
SY58039UMYTR(2, 3)
MLF-44
Industrial
SY58039U with
Pb-Free
Pb-Free bar-line indicator
Matte-Sn
Notes:
1. Contact factory for die availability. Dice are guaranteed at T
A = 25°C, DC electricals only.
2. Tape and Reel.
3. Pb-Free package recommended for new designs.