- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384933 > SY55856UHGTR (MICREL INC) 2.5V/3.3V 2.5GHz DIFFERENTIAL 2-CHANNEL PRECISION CML DELAY LINE PDF資料下載
參數(shù)資料
| 型號： | SY55856UHGTR |
| 廠商： | MICREL INC |
| 元件分類： | 通用總線功能 |
| 英文描述： | 2.5V/3.3V 2.5GHz DIFFERENTIAL 2-CHANNEL PRECISION CML DELAY LINE |
| 中文描述： | ACTIVE DELAY LINE, COMPLEMENTARY OUTPUT, PQFP32 |
| 封裝： | LEAD FREE, TQFP-32 |
| 文件頁數(shù)： | 7/9頁 |
| 文件大?。?/td> | 87K |
| 代理商： | SY55856UHGTR |
7
SuperLite
SY55856U
Micrel, Inc.
M9999-011207
hbwhelp@micrel.com or (408) 955-1690
T
A
=
–
40
°
C
Typ.
T
A
= +25
°
C
Typ.
T
A
= +85
°
C
Typ.
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Unit
Condition
V
CC
I
CC
Power Supply Voltage
2.3
—
3.6
2.3
—
3.6
2.3
—
3.6
V
Power Supply Current
—
—
140
—
115
140
—
—
140
mA
No Load
DC ELECTRICAL CHARACTERISTICS
Symbol
Parameter
Min.
Typ.
Max.
Unit
V
ILVL
V
IHVT
V
ILVT
V
IST
Analog Input
(2)
V
T
Input High Voltage
(3,4)
V
T
Input High Voltage
(3,4)
Input Switching Threshold
Differential Voltage
(5)
V
TCL
—
V
CC
- 0.1
V
CC
V
SW
–
0.1
—
V
V
SW
+ 0.1
0.0
—
V
—
V
100
50
mV
V
TCL
Threshold Clamp Voltage
1.2
—
1.4
V
VT INPUTS DC ELECTRICAL CHARACTERISTICS
V
CC
= 2.3V to 3.6V; GND = 0V; T
A
=
–
40
°
C to +85
°
C
(1)
Note 1.
Note 2.
DC parameters are guaranteed after thermal equilibrium has been established.
The LVL input determines the voltage switching threshold that differentiates logic high from logic low for the V
inputs S0, S1, S2,
DELAY_SEL, and CINV. LVL may be driven to V
, but this is not useful, as the V
inputs could then not get high enough to reliably indicate
logic high. Also, as shown in Figure 3, the LVL input internally clamps at V
TCL
. If LVL is left unconnected, the V
T
inputs will switch at about the
maximum of
V
GND
2
2
CC
+
=
V
CC
and V
TCL
.
Note 3.
Note 4.
V
T
inputs are S0, S1, S2, DELAY_SEL, and CINV.
V
is the threshold switching voltage. It is equal to the voltage at the LVL pin, when this voltage is above V
TCL
(max). V
SW
is some value
between V
TCL
(min) and V
TCL
(max) when the Voltage at the LVL pin is below V
TCL
(max).
V
IST
is the voltage difference needed to guarantee a stable logic level. Logic high must be at least V
above V
. Logic low must be at most
V
IST
below V
SW
. Thus, the minimum input swing on a given V
T
input pin, that is, |V
IHVT
- V
ILVT
|, must be at least 2
×
V
IST
.
Note 5.
Symbol
Parameter
Min.
Typ.
Max.
Unit
Condition
V
ID
V
IH
V
IL
V
OH
V
OL
V
OUT
(Swing)
Differential Input Voltage
100
—
—
mV
Input HIGH Voltage
1.6
—
V
CC
V
Input LOW Voltage
1.5
—
V
CC
–
0.1
V
CC
V
CC
–
0.65
1.00
—
V
Output HIGH Voltage
V
CC
–
0.040
V
CC
–
1.00
0.650
—
V
CC
–
0.010
V
CC
–
0.800
0.800
0.400
V
No Load
Output LOW Voltage
V
No Load
Output Voltage Swing
(6)
V
No Load
50
Environment
R
OUT
Output Source Impedance
(CLK_OUT, /CLK_OUT and
DATA_OUT, /DATA_OUT)
40
50
60
CML DC ELECTRICAL CHARACTERISTICS
V
CC
= 2.3V to 3.6V; GND = 0V; T
A
=
–
40
°
C to +85
°
C
Note 6.
V
is defined as the swing on one output of a differential pair, that is |V
- V
| on one pin. The swing for common mode noise
immunity purposes is 2
×
V
. Actual voltage levels and differential swing will depend on customer termination scheme. Typically, a
400mV swing is available in a 50
environment. Refer to
“
CML Termination
”
figures for more details.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SY55856UHI | 2.5V/3.3V 2.5GHz DIFFERENTIAL 2-CHANNEL PRECISION CML DELAY LINE |
| SY55856UHITR | 2.5V/3.3V 2.5GHz DIFFERENTIAL 2-CHANNEL PRECISION CML DELAY LINE |
| SY58017U_07 | ULTRA-PRECISION DIFFERENTIAL CML 2:1 MUX with INTERNAL I/O TERMINATION |
| SY58017UMG | ULTRA-PRECISION DIFFERENTIAL CML 2:1 MUX with INTERNAL I/O TERMINATION |
| SY58017UMGTR | ULTRA-PRECISION DIFFERENTIAL CML 2:1 MUX with INTERNAL I/O TERMINATION |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY55856UHI | 功能描述:IC DELAY LINE 7TAP 32-TQFP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 延遲線 系列:SuperLite&trade 標(biāo)準(zhǔn)包裝:2,500 系列:- 標(biāo)片/步級數(shù):- 功能:多個，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨(dú)立延遲數(shù):4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR) |
| SY55856UHI TR | 功能描述:IC DELAY LINE 7TAP 32-TQFP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 延遲線 系列:SuperLite&trade 標(biāo)準(zhǔn)包裝:2,500 系列:- 標(biāo)片/步級數(shù):- 功能:多個，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨(dú)立延遲數(shù):4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR) |
| SY55856UHITR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:2.5V/3.3V 2.5GHz DIFFERENTIAL 2-CHANNEL PRECISION CML DELAY LINE |
| SY55857L | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V, 2.5Gbps ANY INPUT-to-LVPECL DUAL TRANSLATOR |
| SY55857L_06 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V, 2.5Gbps ANY INPUT-to-LVPECL DUAL TRANSLATOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。