參數(shù)資料
型號(hào)： SY55855VKI
廠商： MICREL INC
元件分類： 通用總線功能
英文描述： DUAL CML/PECL/LVPECL-to-LVDS TRANSLATOR
中文描述： DUAL PECL TO LVDS TRANSLATOR, COMPLEMENTARY OUTPUT, PDSO10
封裝： MSOP-10
文件頁(yè)數(shù)： 2/7頁(yè)
文件大?。?/td> 83K
代理商： SY55855VKI
2
SuperLite
SY55855V
Micrel
PIN DESCRIPTIONS
D0, /D0 – CML/PECL/LVPECL Input (Differential)
This is one of the inputs. It is converted to LVDS onto
the Q0 and /Q0 outputs.
D1, /D1 – CML/PECL/LVPECL Input (Differential)
This is the other input. It is converted to LVDS onto the
Q1 and /Q1 outputs.
Q0, /Q0 – LVDS Output (Differential)
This is one LVDS output. It buffers the CML input that
appears at D0, /D0.
Q1, /Q1 – LVDS Output (Differential)
This is the other LVDS output. It buffers the CML input
that appears at D1, /D1.
FUNCTIONAL DESCRIPTION
V
CC
NC
X
/X
Figure 1. Hard Wiring a Logic “1”
(1)
NC
NC
V
CC
> 3.0V
X
/X
NC
V
CC
V
CC
≤
3.0V
X
/X
Figure 2. Hard Wiring a Logic “0”
(1)
Establishing Static Logic Inputs
The true pin of an input pair is internally biased to ground
through a 75k
resistor. The complement pin of an input
pair is internally biased halfway between V
CC
and ground
by a voltage divider consisting of two 75k
resistors. In this
way, unconnected inputs appear as logic zeros. To keep an
input at static logic zero at V
CC
> 3.0V, leave both inputs
unconnected. For V
CC
≤
3.0V, connect the complement input
to V
CC
and leave the true input unconnected. To make an
input static logic one, connect the true input to V
CC
, leave
the complement input unconnected. These are the only two
safe ways to cause inputs to be at a static value. In particular,
no input pin should be directly connected to ground. All NC
(no connect) pins should be unconnected.
Note 1.
X is either D0 or D1 input. /X is either /D0 or /D1 input.
D0
D1
Q0
/Q0
Q1
/Q1
0
0
0
1
0
1
0
1
0
1
1
0
1
0
1
0
0
1
1
1
1
0
1
0
TRUTH TABLE
Note 1.
X is either D0 or D1 input. /X is either /D0 or /D1 input.
相關(guān)PDF資料
PDF描述
SY55858U 2.5V/3.3V 3.0GHZ DUAL 2 x 2 CML CROSSPOINT SWITCH W/INTERNAL TERMINATION
SY58012U 5GHz, 1:2 LVPECL FANOUT BUFFER/TRANSLATOR WITH INTERNAL INPUT TERMINATION
SY58012UMI 5GHz, 1:2 LVPECL FANOUT BUFFER/TRANSLATOR WITH INTERNAL INPUT TERMINATION
SY58012UMITR 5GHz, 1:2 LVPECL FANOUT BUFFER/TRANSLATOR WITH INTERNAL INPUT TERMINATION
SY58016LMI Low Power 5V RS232 Dual Driver/Receiver with 0.1?μF Capacitors; Package: SO; No of Pins: 16; Temperature Range: -40?°C to 85?°C
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SY55855VKI TR 功能描述:IC TRANSLATOR DIFF DUAL 10-MSOP RoHS:否 類別:集成電路 (IC) >> 邏輯 - 變換器 系列:SY55 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- 邏輯功能:變換器，雙向 位數(shù):2 輸入類型:CMOS 輸出類型:CMOS 數(shù)據(jù)速率:16Mbps 通道數(shù):2 輸出/通道數(shù)目:1 差分 - 輸入:輸出:無/無 傳輸延遲（最大）:15ns 電源電壓:1.65 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:10-UFQFN 供應(yīng)商設(shè)備封裝:10-UTQFN（1.4x1.8） 包裝:管件
SY55855VKITR 制造商:Micrel Inc 功能描述:
SY55856U 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:2.5V/3.3V 2.5GHz DIFFERENTIAL 2-CHANNEL PRECISION CML DELAY LINE
SY55856U_08 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:2.5V/3.3V 2.5GHz DIFFERENTIAL 2-CHANNEL PRECISION CML DELAY LINE
SY55856UHG 功能描述:延遲線/計(jì)時(shí)元素 2.5V/3.3V 2.5GHz 2 Channel Delay Line (I Temp, Green) RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*