參數(shù)資料
型號(hào): SY100EP14UK4ITR
廠商: MICREL INC
元件分類: 時(shí)鐘及定時(shí)
英文描述: 2.5V/3.3V/5V 1:5 LVPECL/PECL/ ECL/HSTL 2GHz CLOCK DRIVER WITH 2:1 DIFFERENTIAL INPUT MUX
中文描述: 100E SERIES, LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
封裝: TSSOP-20
文件頁(yè)數(shù): 2/9頁(yè)
文件大?。?/td> 71K
代理商: SY100EP14UK4ITR
2
Precision Edge
SY100EP14U
Micrel
PIN DESCRIPTION
Pin
Function
CLK0, /CLK0
CLK1, /CLK1
PECL, LVPECL, ECL, LVECL, HSTL Clock or Data Inputs.
Internal 75k
pull-down resistors on CLK0, CLK1, and internal 75k
pull-up and 75k
pull-down resistors or
/CLK0, /CLK1. For single-ended applications, connect signal into CLK0 and/or CLK1 inputs. /CLK0, /CLK1
default condition is V
CC
/2 when left floating. CLK0, CLK1 default condition is LOW when left floating.
LVPECL, PECL, ECL Differential Outputs: Terminate with 50
to V
CC
2V. For single-ended applications,
terminate the unused output with 50
to V
CC
2V
LVPECL, PECL, ECL compatible synchronous enable: When /EN goes HIGH, the Q
OUT
will go LOW and
/Q
OUT
will go HIGH on the next LOW input clock transition. Includes a 75k
pull-down. Default state is LOW
when left floating. The internal latch is clocked on the falling edge of the input clock (CLK0, CLK1)
Q0 to Q4
/Q0 to /Q4
/EN
SEL
LVPECL, PECL, ECL compatible 2:1 Mux input signal select: When SEL is LOW, CLK0 input pair is selected.
When SEL is HIGH, CLK1 input pair is selected. Includes a 75k
pull-down. Default state is LOW and
CLK0 is selected.
V
BB
Output Reference Voltage: Equal to V
CC
1.7V (approx.), and used for single-ended input signals or
AC-coupled applications. For single-ended PECL, LVPECL applications, bypass with a 0.01
μ
F to V
CC
.
For single-ended LVTTL inputs, bypass to GND. Max. sink/source current is 0.5mA.
V
CC
V
EE
Positive Power Supply: Bypass with 0.1
μ
F//0.01
μ
F low ESR capacitors.
Negative Power Supply: LVPECL, PECL applications, connect to GND.
CLK_SEL
Active Input
0
CLK0, /CLK0
1
CLK1, /CLK1
FUNCTION TABLE
TRUTH TABLE
(1)
CLK0
CLK1
CLK_SEL
/EN
Q
L
X
L
L
L
H
X
L
L
H
X
L
H
L
L
X
H
H
L
H
X
X
X
H
L*
Note 1.
On next negative transition of CLK0 or CLK1.
相關(guān)PDF資料
PDF描述
SY100EP57VK4I 3.3V/5V PECL/ECL 3GHz DIFFERENTIAL 4:1 MULTIPLEXER
SY100EP57VK4ITR 3.3V/5V PECL/ECL 3GHz DIFFERENTIAL 4:1 MULTIPLEXER
SY100EP57VK4C 3.3V/5V PECL/ECL 3GHz DIFFERENTIAL 4:1 MULTIPLEXER
SY100EP57VK4CTR 3.3V/5V PECL/ECL 3GHz DIFFERENTIAL 4:1 MULTIPLEXER
SY100EPT20VZITR 5V/3.3V LVTTL/LVCMOS-to-DIFFERENTIAL LVPECL TRANSLATOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SY100EP15VK4G 功能描述:緩沖器和線路驅(qū)動(dòng)器 3.3V/5V 1:4 PECL Fanout Buffer w/ 2:1 Mux (I Temp, Green) RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
SY100EP15VK4G TR 功能描述:緩沖器和線路驅(qū)動(dòng)器 3.3V/5V 1:4 PECL Fanout Buffer w/ 2:1 Mux (I Temp, Green) RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
SY100EP15VK4I 功能描述:IC CLOCK BUFFER MUX 4:4 16-TSSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器,驅(qū)動(dòng)器 系列:100EP, Precision Edge®, ECL Pro™ 標(biāo)準(zhǔn)包裝:1 系列:HiPerClockS™ 類型:扇出緩沖器(分配),多路復(fù)用器 電路數(shù):1 比率 - 輸入:輸出:2:18 差分 - 輸入:輸出:是/無(wú) 輸入:CML,LVCMOS,LVPECL,LVTTL,SSTL 輸出:LVCMOS,LVTTL 頻率 - 最大:250MHz 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:- 其它名稱:800-1923-6
SY100EP16LSKI 功能描述:IC LINE RCVR SGL DIFF 8-MSOP RoHS:否 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:100EP 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP(0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR)
SY100EP16LSKI TR 功能描述:IC LINE RCVR SGL DIFF 8-MSOP RoHS:否 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:100EP 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP(0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR)