- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8031 > SY100E336JC (Micrel Inc)IC TXRX BUS 3-BIT REG 28-PLCC PDF資料下載
參數(shù)資料
| 型號： | SY100E336JC |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 1/4頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TXRX BUS 3-BIT REG 28-PLCC |
| 標準包裝： | 38 |
| 系列： | 100E |
| 邏輯類型： | 收發(fā)器，非反相 |
| 元件數(shù)： | 1 |
| 每個元件的位元數(shù)： | 3 |
| 電源電壓： | 4.2 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 28-PLCC |
| 包裝： | 散裝 |
1
SY10E336
SY100E336
Micrel, Inc.
M9999-032206
hbwhelp@micrel.com or (408) 955-1690
FEATURES
s 25
cutoff bus output
s Extended 100E VEE range of –4.2V to –5.5V
s 50
receiver output
s Transmit and receive registers
s 1500ps max. clock to bus
s 1000ps max. clock to Q
s Internal edge slow-down capacitors on bus outputs
s Additional package ground pins
s Fully compatible with industry standard 10KH,
100K ECL levels
s Internal 75K
input pulldown resistors
s Fully compatible with Motorola MC10E/100E336
s Available in 28-pin PLCC package
DESCRIPTION
The SY10/100E336 offer three bus transceivers with
both transmit and receive registers and are designed for
use in new, high-performance ECL systems. The bus
outputs (BUS0 - BUS2) are designed to drive a 25
bus.
The receive outputs (Q0 – Q2) are specified for 50
. The
bus outputs feature a normal logic HIGH level (VOH) and a
cutoff LOW level when at a logic LOW. At cutoff, the outputs
go to –2.0V and the output emitter-follower is “off”,
presenting a high impedance to the bus. The bus outputs
have edge slow-down capacitors.
The Transmit Enable pins (TEN) determine whether
current data is held in the transmit register or new data is
loaded from the A/B inputs. A logic LOW on both of the bus
enable inputs (BUSEN), when clocked through the register,
disables the bus outputs to –2.0V.
The receiver section clocks bus data into the receive
registers after gating with the Receive Enable (RXEN)
input.
All registers are clocked by rising edge of CLK1 or CLK2
(or both).
Additional grounding is provided through the ground
pins (GND) which should be connected to 0V. The GND
pins are not electrically connected to the chip.
3-BIT REGISTERED
BUS TRANSCEIVER
Pin
Function
A0–A2
Data Inputs A
B0–B2
Data Inputs B
TEN1, 2
Transmit Enable Inputs
RXEN
Receive Enable Input
BUSEN1, 2
Bus Enable Inputs
CLK1, 2
Clock Inputs
BUS0–BUS2
25
Cutoff Bus Outputs
Q0–Q2
Receive Data Outputs
VCCO
VCC to Output
PIN NAMES
SY10E336
SY100E336
Rev.: G
Amendment: /0
Issue Date:
March 2006
BLOCK DIAGRAM
0
1
DQ
D
Q
50
25
CUTOFF
0
1
DQ
D
Q
50
25
CUTOFF
0
1
DQ
D
Q
50
25
CUTOFF
Q0
BUS0
Q1
BUS1
Q2
BUS2
D
Q
A0
B0
A1
B1
A2
B2
TEN1
TEN2
BUSEN1
BUSEN2
CLK1
CLK2
RXEN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SY100E122JI | IC BUFFER 9BIT NON-INVERT 28PLCC |
| SY100E122JC | IC BUFFER 9BIT NON-INVERT 28PLCC |
| 74AC86SCX_SF501651 | IC GATE EXCL-OR QUAD 2IN 14SOIC |
| OSTHW223052 | TERMINAL BLOCK PLUG 3.81MM 22POS |
| OSTHI133050 | CONN PLUG HEADER 13PS 7.62MM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY100E336JCTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3-BIT REGISTERED BUS TRANSCEIVER |
| SY100E336JZ | 功能描述:寄存器 3-bit Registered Bus Transceiver (Lead Free) RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| SY100E336JZ TR | 功能描述:寄存器 3-bit Registered Bus Transceiver (Lead Free) RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| SY100E336JZTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3-BIT REGISTERED BUS TRANSCEIVER |
| SY100E337 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3-BIT SCANNABLE REGISTERED BUS TRANSCEIVER |
發(fā)布緊急采購，3分鐘左右您將得到回復。