- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9264 > SY100E196JI (Micrel Inc)IC DELAY LINE 7TAP 28-PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | SY100E196JI |
| 廠商： | Micrel Inc |
| 文件頁(yè)數(shù)： | 10/10頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DELAY LINE 7TAP 28-PLCC |
| 標(biāo)準(zhǔn)包裝： | 38 |
| 系列： | 100E, Precision Edge® |
| 標(biāo)片/步級(jí)數(shù)： | 7 |
| 功能： | 可編程 |
| 延遲到第一抽頭： | 1.39ns |
| 接頭增量： | 20ps |
| 可用的總延遲： | 1.39ns ~ 3.63ns |
| 獨(dú)立延遲數(shù)： | 1 |
| 電源電壓： | -4.2 V ~ -5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 28-PLCC |
| 包裝： | 管件 |
9
Precision Edge
SY10E196
SY100E196
Micrel, Inc.
M9999-032006
hbwhelp@micrel.com or (408) 955-1690
delays (1111111 on the A0–A6 address bus), D7 will be
asserted to signal the need to cascade the delay to the
next E196 device. When D7 is asserted, the SET MIN
pin of chip #2 will be de-asserted and the delay will be
controlled by the A0–A6 address bus. Chip #1, on the
other hand, will have its SET MAX pin asserted, resulting
in the device delay to be independent of the A0–A6
address bus.
When the SET MAX pin of chip #1 is asserted, the D0
and D1 latches will be reset, while the rest of the latches
will be set.
In addition, to maintain monotonicity, an
additional gate delay is selected in the cascade circuitry.
As a result, when D7 of chip #1 is asserted, the delay
increases from 31.75 gates to 32 gates. A 32-gate delay
is the maximum delay setting for the E196.
When cascading multiple PDCs, it will prove more cost-
effective to use a single E196 for the MSB of the chain,
while using E195 for the lower order bits. This is due to
the fact that only one fine tune input is needed to further
reduce the delay step resolution.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL95811UFUZ-TK | IC POT 256TAPS 5BYTES 8-MSOP |
| MS3452W20-21SW | CONN RCPT 9POS BOX MNT W/SCKT |
| M83723/72W22198 | CONN RCPT 19POS WALL MT W/PINS |
| SY100EP196VTI | IC DELAY LINE 1024TAP 32-TQFP |
| MS3101A36-15SW | CONN RCPT 35POS FREE HNG W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY100E196JITR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT |
| SY100E196JY | 功能描述:延遲線/計(jì)時(shí)元素 Programmable Delay Chip (I Temp, Lead Free) RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| SY100E196JYTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT |
| SY100E212 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3-BIT SCANNABLE REGISTER |
| SY100E212JC | 功能描述:IC REGISTER 3-BIT SCAN 28-PLCC RoHS:否 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:100E 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。