參數(shù)資料
型號: SY100E016JYTR
廠商: MICREL INC
元件分類: 通用總線功能
英文描述: 8-BIT SYNCHRONOUS BINARY UP COUNTER
中文描述: 100E SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT UP BINARY COUNTER, PQCC28
封裝: LEAD FREE, PLASTIC, LCC-28
文件頁數(shù): 4/10頁
文件大?。?/td> 103K
代理商: SY100E016JYTR
4
SY10E016
SY100E016
Micrel, Inc.
M9999-032006
hbwhelp@micrel.com or (408) 955-1690
V
EE
= V
EE
(Min.) to V
EE
(Max.); V
CC
= V
CCO
= GND
T
A
= –40
°
C
Min.
Typ. Max. Min.
T
A
= 0
°
C
Typ.
T
A
= +25
°
C
Typ. Max. Min.
T
A
= +85
°
C
Typ. Max.
Symbol
Parameter
Max. Min.
Unit
μ
A
mA
I
IH
Input HIGH Current
150
150
150
150
I
EE
Power Supply Current
10E
100E
151
151
181
181
151
151
181
181
151
151
181
181
151
174
181
208
TRUTH TABLE
(1)
CE
PE
TCLD
MR
CLK
Function
X
L
X
L
Z
Load Parallel (P
n
to Q
n
)
L
H
L
L
Z
Continuous Count
L
H
H
L
Z
Count; Load Parallel on TC = LOW
H
H
X
L
Z
Hold
X
X
X
L
ZZ
Master respond, Slaves Hold
X
X
X
H
Z
Reset (Q
n
: = LOW, TC : = HIGH)
NOTE:
1. Z = Clock Pulse (LOW-to-HIGH), ZZ = Clock Pulse (HIGH-to-LOW)
DC ELECTRICAL CHARACTERISTICS
V
EE
= V
EE
(Min.) to V
EE
(Max.); V
CC
= V
CCO
= GND
T
A
= –40
°
C
Min.
Typ. Max.
T
A
= 0
°
C
Min.
T
A
= 25
°
C
Min.
T
A
= +85
°
C
Typ. Max.
Symbol
Parameter
Typ.
Max.
Typ. Max. Min.
Unit
f
COUNT
Max. Count Frequency
700
900
700
900
700
900
700
900
MHz
t
PD
Propagation Delay to Output
CLK to Q
MR to Q
CLK to TC (Qs loaded)
(1)
CLK to TC (Qs unloaded)
(1)
MR to TC
ps
600
600
550
550
625
725
775
775
700
775
1000
1000
1050
900
1000
600
600
550
550
625
725
775
775
700
775
1000
1000
1050
900
1000
600
600
550
550
625
725
775
775
700
775
1000
1000
1050
900
1000
600
600
550
550
625
725
775
775
700
775
1000
1000
1050
900
1000
t
S
Set-up Time
Pn
CE
PE
TCLD
ps
150
600
600
500
–30
400
400
300
150
600
600
500
–30
400
400
300
150
600
600
500
–30
400
400
300
150
600
600
500
–30
400
400
300
t
H
Hold Time
Pn
CE
PE
TCLD
ps
250
0
0
100
30
250
0
0
100
30
250
0
0
100
30
250
0
0
100
30
–400
–400
–300
–400
–400
–300
–400
–400
–300
–400
–400
–300
t
RR
Reset Recovery Time
900
700
900
700
900
700
900
700
ps
t
WP
Minimum Pulse Width
CLK, MR
400
400
400
400
ps
t
r
t
f
Rise/Fall Times
20% to 80%
300
510
800
300
510
800
300
510
800
300
510
800
ps
NOTE:
1. CLK to TC propagation delay is dependent on the loading of the Q outputs. With all of the Q outputs loaded, the noise generated in going from a IIII IIII
state to a 0000 0000 state causes the CLk to TC+ delay to increase.
AC ELECTRICAL CHARACTERISTICS
相關PDF資料
PDF描述
SY100E016 8-Bit Synchronous Binary Up Counter(8位同步二進制加法器)
SY100E111 1:9 Differential Clock Driver with Enable(帶使能端9選1差分時鐘驅動器)
SY100E112JY QUAD DRIVER
SY100E112JYTR QUAD DRIVER
SY100E141JY 8-BIT SHIFT REGISTER
相關代理商/技術參數(shù)
參數(shù)描述
SY100E101 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:QUAD 4-INPUT OR/NOR GATE
SY100E101JC 功能描述:IC GATE OR/NO QUAD 4INPUT 28PLCC RoHS:否 類別:集成電路 (IC) >> 邏輯 - 柵極和逆變器 - 多功能,可配置 系列:100E 產(chǎn)品變化通告:Product Obsolescence 05/Oct/2010 標準包裝:100 系列:- 邏輯類型:可配置多功能 電路數(shù):2 輸入數(shù):2 施密特觸發(fā)器輸入:無 輸出類型:差分 輸出電流高,低:- 電源電壓:2.375 V ~ 3.465 V 工作溫度:-40°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-LBGA,F(xiàn)CBGA 供應商設備封裝:16-FCBGA(4x4) 包裝:帶卷 (TR)
SY100E101JC TR 功能描述:IC GATE OR/NO QUAD 4INPUT 28PLCC RoHS:否 類別:集成電路 (IC) >> 邏輯 - 柵極和逆變器 - 多功能,可配置 系列:100E 產(chǎn)品變化通告:Product Obsolescence 05/Oct/2010 標準包裝:100 系列:- 邏輯類型:可配置多功能 電路數(shù):2 輸入數(shù):2 施密特觸發(fā)器輸入:無 輸出類型:差分 輸出電流高,低:- 電源電壓:2.375 V ~ 3.465 V 工作溫度:-40°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-LBGA,F(xiàn)CBGA 供應商設備封裝:16-FCBGA(4x4) 包裝:帶卷 (TR)
SY100E101JCTR 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:QUAD 4-INPUT OR/NOR GATE
SY100E101JI 功能描述:IC GATE OR/NO QUAD 4INPUT 28PLCC RoHS:否 類別:集成電路 (IC) >> 邏輯 - 柵極和逆變器 - 多功能,可配置 系列:100E 產(chǎn)品變化通告:Product Obsolescence 05/Oct/2010 標準包裝:100 系列:- 邏輯類型:可配置多功能 電路數(shù):2 輸入數(shù):2 施密特觸發(fā)器輸入:無 輸出類型:差分 輸出電流高,低:- 電源電壓:2.375 V ~ 3.465 V 工作溫度:-40°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-LBGA,F(xiàn)CBGA 供應商設備封裝:16-FCBGA(4x4) 包裝:帶卷 (TR)