參數(shù)資料
型號(hào)： STW5094
廠商： STMICROELECTRONICS
元件分類(lèi)： DAC
英文描述： SERIAL INPUT LOADING, 18-BIT DAC, PBGA36
封裝： 6 X 6 X 1.2 MM, TFBGA-36
文件頁(yè)數(shù)： 35/37頁(yè)
文件大小： 447K
代理商： STW5094
7/37
STw5094
II.2 Power up
down control:
It is recommended that all programmable functions (excluding the gain controls) are set while the device is
powered down. Power state control can then be included in the last programming instruction (the power up bit
PU is located in the last address register (CR18) so that the multi-byte mode of the control interface can be
easily used to program all the required functions before power up).
When a power up command is given, all the circuits needed for the selected mode are activated (in Voice mode
the DX output will remain in the high impedance state until the second FS pulse after power up arrives). A built-in
power consumption management function keeps in power down the blocks that are not needed by the selected
operating mode.
II.3 Power down state:
Following a period of activity, power down state may be reentered by writing 0 in bit PU in CR18. All the Control
Registers remain in their current state and can be changed by I2C control interface.
In addition to the power down instruction, the detection of absence of the current Master Clock (no transition
detected) automatically puts the device in power down state without setting bit PU. If transitions on the master
clock are detected the device is put again in power up.
II.4 Voice Transmit section:
This section is active in Voice Mode. Voice Transmit analog preamplifier gain is designed in two stages to
enable gains up to 42.5 dB. Stage 1 provides a selectable 0 or 20 dB gain via bit PG in CR4. Stage 2 is a
programmable gain amplifier which provides from 0 to 22.5 dB of additional gain in 1.5dB step. It can be
programmed with bits TXA in CR4. Two differential microphone inputs (MIC1P
N, MIC2P N) and one single
ended line input (MIC3) are provided. The line input MIC3 can only be used with preamplifier gain set to 0dB in
both stages. The microphone input or Transmit Mute is selected with bits MS in CR4. In the Mute case, the
analog transmit signal is grounded. A separate MBIAS output can be used to bias a microphone (bit MB in CR4).
An active anti-alias filter then precedes the single bit
Σ analog to digital converter that is followed by an 8th
order IIR digital TX channel filter. The TX channel filter is band-pass if the FS frequency is 8kHz and low-pass
if the FS frequency is 16kHz (bit VFS in CR0). A precision on chip voltage reference ensures accurate and highly
stable transmission levels. Any offset voltage arising in the analog blocks is cancelled by an internal autozero
circuit. Voice data is sent to the PCM I
F to be serially sent to DX output.
II.5 Voice Receive section:
This section is active in Voice Mode. Voice Data coming from PCM I
F DR pin is sent to the 8th order digital
IIR RX channel filter. The filter can be selected to be band-pass or low-pass, with bit HPB in CR5, when FS
frequency is 8kHz, while it is always low-pass when FS frequency is 16kHz. The filter is followed by a
Σ digital
to analog converter and a 3rd order switched-capacitor reconstruction filter. The Sidetone can be summed to
the received signal (bit SI in CR5) and its amplitude can be programmed with bits SA in CR5.
II.6 Stereo Audio DAC section:
This section is active in Audio Mode. The Left and Right Audio samples coming from the I2S Interface are
interpolated with an FIR filter in order to feed the oversampled multi-bit
Σ modulator, the digital to analog
converter is followed by a 3rd order switched-capacitor reconstruction filter.
II.7 Output Drivers section:
There are 3 Analog Output Drivers. The LSP
N differential driver delivers 190mW typical power with 0.1%
T.H.D. (140mW minimum undistorted) on a 8
earpiece loudspeaker (piezoceramic loads up to 50nF can also
be driven, with a series resistor), it has a 30dB range gain control (bits LSA in CR7). The 2 single ended drivers
(HPL and HPR) deliver 20mW typical power with 0.1% T.H.D. (16.5mW minimum undistorted) on 30
stereo
headphones, they have a 40dB range gain control (CR8 for HPL and CR9 for HPR). It is possible to put all the
drivers in power-down, enable the LSP
N one, enable the HPL one or enable HPL and HPR together
相關(guān)PDF資料
PDF描述
STZ6.8NT146 6.8 V, 0.2 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE
SU-A3DCNDG-FREQ LVDS HF VCXO
SU-A3DCNDH-FREQ LVDS HF VCXO
SU-A3DCXXX LVDS HF VCXO
SV5415US 3 A, SILICON, RECTIFIER DIODE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STW5094A 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:18-bit Low Power Asynchronous Stereo Audio DAC with Integrated Power Amplifiers and Voice Codec
STW5094A_05 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:18-bit Low Power Asynchronous Stereo Audio DAC with Integrated Power Amplifiers and Voice Codec
STW5094AD 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:18-bit Low Power Asynchronous Stereo Audio DAC with Integrated Power Amplifiers and Voice Codec
STW5094AD/LF 功能描述:音頻 DSP 18B Lo Pwr async stereo audio DAC RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
STW5094ADEMO 制造商:STMicroelectronics 功能描述:5962F8974902VXA - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*