- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382569 > STV8226 (意法半導體) Multistandard TV Audio Processor and Digital Sound Demodulator PDF資料下載
參數(shù)資料
| 型號： | STV8226 |
| 廠商： | 意法半導體 |
| 英文描述： | Multistandard TV Audio Processor and Digital Sound Demodulator |
| 中文描述： | 多標準電視音頻處理器和數(shù)字聲音解調(diào)器 |
| 文件頁數(shù)： | 38/97頁 |
| 文件大?。?/td> | 1871K |
| 代理商： | STV8226 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁
Register List
STV82x6
38/97
CTRL
Hardware Interface Control Register
Description
Provides all hardware controls to drive external components (SAW Filter, Audio Switches) and
additional Audio Decoder (Dolby Pro Logic) via register
I2S
including the Master and Quartz Clocks.
Bit Name
Reset
Function
Bit7
0
Reserved.
SCLPD_OFF
SCL Pulling-down System Disable
0: System is enabled
1: System is disabled
AUTO_OFF
0
Automatic Standard Recognition System Disable
0: System is enabled
1: System is disabled
Bits[4:3]
00
Reserved.
SOFT_LRESTART1
0
Softreset (active high) of Channel 1 detectors only.
SOFT_LRESTART2
0
Softreset (active high) of Channel 2 detectors only.
SOFTRST
0
General softreset (active high) to reset all hardware registers except for I2C data.
Address (hex): 03h
Type: R/W
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0
BUS_EXPAND[1:0]
I2S_EN
SDI_EN
0
MCK_EN
SYSCK_EN
Bit Name
Reset
Function
Bit 7
0
Reserved.
BUS_EXPAND[1:0]
00
Static control by I2C of hardware pins BUS1 and BUS0.
I2S_EN
0
When 1, the I2S hardware pin is enabled (SCK, WS, SDO)
SDI_EN
0
When 1, the SDI input pin is enabled (switch with ST output). Must be used when I2S mode is
selected.
Bit 2
0
Reserved.
MCK_EN
0
Master Clock Enable
Enables the master clock output (256.fs) to interface by I2S with the Dolby Pro Logic Decoder.
0: Disabled.
1: Enabled
SYSCK-EN
0
System Clock Enable
Enables the system clock output to provide the quartz clock required to interface with the Dolby Pro
Logic Decoder.
0: Disabled.
1: Enabled
相關PDF資料 |
PDF描述 |
|---|---|
| STV8236 | Multistandard TV Audio Processor and Digital Sound Demodulator |
| STV9211 | 12 ns TRIPLE-CHANNEL HIGH VOLTAGE VIDEO AMPLIFIER |
| STV9553 | 12 ns TRIPLE-CHANNEL HIGH VOLTAGE VIDEO AMPLIFIER |
| STV9936 | 12 ns TRIPLE-CHANNEL HIGH VOLTAGE VIDEO AMPLIFIER |
| STV9936P | 12 ns TRIPLE-CHANNEL HIGH VOLTAGE VIDEO AMPLIFIER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| STV8227 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Digital Audio Decoder/Processor for A2 and NICAM Television/Video Recorders |
| STV8227T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Digital Audio Decoder/Processor for A2 and NICAM Television/Video Recorders |
| STV8230 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TV/Video Signal Processor |
| STV8236 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Multistandard TV Audio Processor and Digital Sound Demodulator |
| STV8237 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Digital Audio Decoder/Processor for A2 and NICAM Television/Video Recorders |
發(fā)布緊急采購，3分鐘左右您將得到回復。