- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382568 > STV8206 (意法半導(dǎo)體) Multistandard TV Audio Processor and Digital Sound Demodulator PDF資料下載
參數(shù)資料
| 型號： | STV8206 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Multistandard TV Audio Processor and Digital Sound Demodulator |
| 中文描述： | 多標(biāo)準(zhǔn)電視音頻處理器和數(shù)字聲音解調(diào)器 |
| 文件頁數(shù)： | 41/97頁 |
| 文件大小： | 1871K |
| 代理商： | STV8206 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁
41/97
STV82x6
Register List
9.4
Clocking
A low-jitter PLL Clock is integrated and can be fully reprogrammed using the registers described
below. By default, the programming is defined for a 27-MHz quartz crystal frequency, which is the
frequency recommended for reducing potential RF interference in the application. (See
Section
2.2: System Clock
.) However, if necessary, the PLL Clock can be re-programmed for other quartz
crystal frequencies within a range from 23 to 30 MHz. Other quartz crystal frequencies can be
programmed on your demand.
Note:
A Crystal Frequency change is compatible with other default I2C programming including the built-in
Automatic Standard Recognition System.
PLL_DIV
PLL Frequency Divider Register
Bit Name
Reset
Function
HPD_IN
0
Headphone Input Pin Status
Read only I2C bit that displays the HPD pin Status
0: Headphone is detected
1: Headphone is not detected
HPD_ON
0
Headphone Detection Enable
0: Headphone Detection is disabled
1: Headphone Detection is enabled. If the HPD_IN bit is set, the Loudspeaker and Subwoofer
mute is activated
SW_ON
0
Subwoofer Enable
Before switching on/off the subwoofer, a mute is recommended to prevent an audible plop.
0: Subwoofer is disabled. Headphone output is selected.
1: Subwoofer is enabled. Subwoofer output is selected and Headphone output is in Mono mode
Bits[4:3]
00
Reserved.
MUTE_LS
MUTE_SW
MUTE_HP
000
000: LS + SW + HP mono
001: LS + SW
010: LS + HP stereo
011: LS only
100: Not used.
101: Not used.
110: HP stereo only.
111: All muted (Default)
Address (hex): 08h
Type: R/W
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0
0
SDIV[2:0]
FDIV[2:0]
Bit Name
Reset
Function
Bits[7:6]
00
Reserved.
SDIV[2:0]
000
PLL Frequency S-Divider
FDIV[2:0
101
PLL Frequency F-Divider
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STV8216 | Multistandard TV Audio Processor and Digital Sound Demodulator |
| STV8226 | Multistandard TV Audio Processor and Digital Sound Demodulator |
| STV8236 | Multistandard TV Audio Processor and Digital Sound Demodulator |
| STV9211 | 12 ns TRIPLE-CHANNEL HIGH VOLTAGE VIDEO AMPLIFIER |
| STV9553 | 12 ns TRIPLE-CHANNEL HIGH VOLTAGE VIDEO AMPLIFIER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STV8207 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Digital Audio Decoder/Processor for A2 and NICAM Television/Video Recorders |
| STV8207T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Digital Audio Decoder/Processor for A2 and NICAM Television/Video Recorders |
| STV8211 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:VIDEO & SOUND IF SYSTEM |
| STV8216 | 功能描述:視頻 IC Audio Proc/Dig Demod RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| STV8217 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Digital Audio Decoder/Processor for A2 and NICAM Television/Video Recorders |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。