參數(shù)資料
型號: STA016
廠商: 意法半導體
英文描述: MPEG 2.5 LAYER III AUDIO DECODER SUPPORTING CD-ROM CAPABILITY
中文描述: 2.5第三層的MPEG音頻解碼器支承的CD - ROM的能力
文件頁數(shù): 21/43頁
文件大?。?/td> 268K
代理商: STA016
21/43
STA016A
6.7 CDBSA_CONFIGURATION registers
description
6.7.1
INPUT_CONF :
Address : 0x5A (90)
Type : RW - DEC
Software Reset : 0
Description :
If set to 1 enable the configurability of the CD & BS
input interfaces in audio mode thanks to following
registers, else disable this configurability and take
embedded default configuration.
Note that this embedded default configuration can be
retrieved by user thanks to following setting :
– I_AUDIO_CONFIG1 = b00010010;
// clocks in input
// & polarity negative
– I_AUDIO_CONFIG2 = b00110010;
// synchro with first data bit
// data unsigned, MSB first
– I_AUDIO_CONFIG3 = b11001111;
// LRCK phase length is 1
– I_AUDIO_CONFIG4 = b00000011;
// LRCK phase length is 16
– I_AUDIO_CONFIG5 = 0xFF;
// received 16 bits
– I_AUDIO_CONFIG6 = 0xFF;
// received 16 bits
– I_AUDIO_CONFIG7 = 0x00;
// received 16 bits
– I_AUDIO_CONFIG8 = 0x00;
// received 16 bits
– I_AUDIO_CONFIG9 = 16;
// data size is 16
– I_AUDIO_CONFIG10 = 0x00;
// no use because clock in input
– I_AUDIO_CONFIG11 = 0x00;
// no use because clock in input
6.7.2
_AUDIO_CONFIG_1 :
Address : 0x5B (91)
Type : RW - DEC
Software Reset : 0
Description :
If INPUT_CONF == 1, this register is used to config-
urate CD & BS input interfaces in audio mode
Table 19.
6.7.3
I_AUDIO_CONFIG_2 :
Address : 0x5C (92)
Type : RW - DEC
Software Reset : 0
Description :
If INPUT_CONF == 1, this register is used to config-
urate CD & BS input interfaces in audio mode
b7
b6
b5
b4
b3
b2
b1
b0
b7
b6
b5
b4
b3
b2
b1
b0
CF7
CF6
CF5
CF4
CF3
CF2
CF1
CF0
Bit
Comment
CF0
Reserved : to be set to 0
CF1
Reserved : to be set to 1
CF2
Direction of bit clocks CD_BCK & BS_BCK:
0 : input
1 : output
CF3
Polarity of bit clocks CD_BCK & BS_BCK :
0 : data provided on falling edge & stable on
rising edge
1 : data provided on rising edge & stable on
falling edge
CF4
Reserved : to be set to 1
CF5
Direction of LR clocks CD_LRCK &
BS_LRCK :
0 : input
1 : output
CF6
Polarity of LR clocks CD_LRCK &
BS_LRCK :
0 : left sample corresponds to the low level
phase of LRCK
1 : left sample corresponds to the high level
phase of LRCK
CF7
Reserved : to be set to 0
b7
b6
b5
b4
b3
b2
b1
b0
CF15 CF14 CF13 CF12 CF11 CF10
CF9
CF8
相關PDF資料
PDF描述
STA016A MPEG 2.5 LAYER III AUDIO DECODER SUPPORTING CD-ROM CAPABILITY
STA304A 20 POS IMAGE SENSOR SOCKT
STA400A XMRADIO SDARS CHANNEL DECODER
STA450A XMRADIO SDARS SERVICE LAYER & SOURCE DECODER
STA508 40V 4.5A QUAD POWER HALF BRIDGE
相關代理商/技術參數(shù)
參數(shù)描述
STA016A 功能描述:音頻 DSP Audio Decoder RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube
STA016A13TR 功能描述:音頻 DSP Audio Decoder RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube
STA016AP 功能描述:音頻 DSP AUDIO SYSTEMS RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube
STA016AP13TR 功能描述:音頻 DSP AUDIO SYSTEMS RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube
STA016T 功能描述:音頻 DSP MPEG Audio Decoder RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube