
October 2003
1/249
ST92195C/D
48-96 Kbyte ROM HCMOS MCU WITH
ON-SCREEN DISPLAY AND TELETEXT DATA SLICER
I
Register File based 8/16 bit Core Architecture
with RUN, WFI, SLOW and HALT modes
I
0°C to +70°C operating temperature range
I
Up to 24 MHz. operation @ 5V±10%
I
Min. instruction cycle time: 165ns at 24 MHz.
I
48, 56, 64, 84 or 96 Kbytes ROM
I
256 bytes RAM of Register file (accumulators or
index registers)
I
256 to 512 bytes of on-chip static RAM
I
2 or 8 Kbytes of TDSRAM (Teletext and Display
Storage RAM)
I
28 fully programmable I/O pins
I
Serial Peripheral Interface
I
Flexible Clock controller for OSD, Data Slicer
and Core clocks running from a single low
frequency external crystal.
I
Enhanced display controller with 26 rows of
40/80 characters
– 2
sets of 512 characters
– Serial and Parallel attributes
– 10x10 dot matrix, definable by user
– 4/3 and 16/9 supported in 50/60Hz and 100/
120 Hz mode
– Rounding, fringe, double width, double height,
scrolling, cursor, full background color, half-
intensity color, translucency and half-tone
modes
I
Teletext unit, including Data Slicer, Acquisition
Unit and up to 8 Kbytes RAM for data storage
I
VPS and Wide Screen Signalling slicer
I
Integrated Sync Extractor and Sync Controller
I
14-bit Voltage Synthesis for tuning reference
voltage
I
Up to 6 external interrupts plus one Non-
Maskable Interrupt
I
8 x 8-bit programmable PWM outputs with 5V
open-drain or push-pull capability
I
16-bit watchdog timer with 8-bit prescaler
I
1 or 2 16-bit standard timer(s) with 8-bit
prescaler
I
I2C Master/Slave (on some devices)
I
4-channel A/D converter; 5-bit guaranteed
I
Rich instruction set and 14 addressing modes
I
Versatile
development
Assembler,
Linker,
Source
Level
Debugger
emulators with Real-Time Operating System
available from third parties
I
Pin-compatible EPROM and OTP devices
available
Device Summary
Device
ROM
RAM
ST92195C3
48K
ST92195C4
ST92195C5
ST92195C6
56K
ST92195C7
64K
ST92195C8
84K
ST92195C9
96K
ST92195D5
48K
512
ST92195D6
56K
ST92195D7
64K
tools,
including
Archiver,
hardware
C-compiler,
and
TDSRAM
2K
6K
I2C
Timer
256
No
1
512
8K
8K
Yes
2
TQFP64
PSDIP56
See end of Datasheet for ordering information
1