- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372313 > ST92E195 48-96 KBYTE ROM HCMOS MCU WITH ON-SCREEN DISPLAY AND TELETEXT DATA SLICER PDF資料下載
參數(shù)資料
| 型號： | ST92E195 |
| 英文描述： | 48-96 KBYTE ROM HCMOS MCU WITH ON-SCREEN DISPLAY AND TELETEXT DATA SLICER |
| 中文描述： | 48-96字節(jié)ROM HCMOS微控制器對顯示屏和圖文電視數(shù)據(jù)限幅器 |
| 文件頁數(shù)： | 154/249頁 |
| 文件大?。?/td> | 2938K |
| 代理商： | ST92E195 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁當(dāng)前第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁
154/249
ST92195 ST92T195 ST92E195 - TELETEXT SLICER AND ACQUISITION UNIT
TELETEXT SLICER AND ACQUISITION UNIT
(Cont’d)
7.7.4.2 Data Storage
The data issued by the filtering unit is then sent to
the data storage area, which forwards these bytes
to the TDSRAM controller for storing in TDSRAM
memory. As the TDSRAM interface is synchro-
nized with the chassis sync signals, not necessar-
ily in phase with the CVBS signal, a data stack is
implemented in the data storage area. This data
stack is called the “Acquisition Buffer”.
The Acquisition Buffer is tailored to stack on a TV
line base, all the Teletext data that may come
while no RAM storage is possible. This leads to a 3
byte buffer (for more details, refer to the TDSRAM
Interface Specification).
The data bytes issued by the data filtering unit are
stored into the Acquisition Buffer only if they
passed successfully the different checks (ex-
plained in the preceding chapters; i.e. if the “Write
Enable” flag received from the filtering unit is set).
If the “Write Enable” flag is “0” then the current
byte will be rejected (not written into the Acquisi-
tion Buffer).
Acquisition Buffer Management
After being written to by the filtering unit, the Ac-
quisition Buffer is read by the TDSRAM interface
to transfer data to the internal TDSRAM. As the
two accesses are not “in phase”, the Acquisition
Buffer is built as a FIFO controlled by two pointers:
write and read. Each time a data transfer to the
TDSRAM interface is performed, a control line
called “ACQWEN” will tell the TDSRAM interface if
a write to the TDSRAM must be performed.
The ACQWEN line is set each time data is availa-
ble in the buffer (read and write pointers compari-
son). This allows a TDSRAM write. If the buffer is
empty read and write pointers comparison), the
ACQWEN line is reset and no TDSRAM write is al-
lowed. The TDSRAM interface will perform a read
operation to the TDSRAM; for more details, refer
to the TDSRAM interface specification.
7.7.4.3 Address Generation
The address generation unit provides to the
TDSRAM interface the real time address where
the byte must be stored into the internal TDSRAM.
The address is generated on a 14 bits word length,
allowing to access the TDSRAM memory as a
contiguous space of up to 16 K-bytes.
The TDSRAM memory Address, referred as “AD-
DREG”, is software programmable through 2 reg-
isters ACQAD1R, ACQAD0R (refer to the regis-
ters description for more details).
The ADDREG must be initialized by software. Af-
terwards during each VBI, it will be incremented
each time a byte is stored in the corresponding
memory area. The ADDREG follows a post-incre-
ment scheme, i.e. it is always pointing to the next
free byte location.
A second register, called the "Backup Address"
register, is implemented for storing the TV line
packet (under reception) address's first byte. An
HCVBS (Horizontal Sync Pulse) could be detected
before the end of the TV line Teletext data is re-
ceived because a sync pulse arrived during the
time when Teletext data was sliced, so the TV line
looks too short. The Backup Address value is re-
loaded into the ADDREG, providing the erasure of
the already stored data of the "too short" TV line.
At the same time, the read and write pointers of
the Buffer are re-initialized to the first Buffer loca-
tion (empty Buffer status).
Note
: A TV line which is longer than 41 bytes is
considered "too long". Only the first 41
bytes of data are stored. The next acquisition stor-
age starts after a valid Framing code detection.
Warning
: Accessing the ADDREG Registers dur-
ing the Vertical Blank Interval when the Teletext
Acquisition is running may lead to a malfunctioning
of the TDSRAM interface addressing.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST92F120JV1 | 8/16-BIT FLASH MCU FAMILY WITH RAM. EEPROM AND J1850 BLPD |
| ST92F120JV9 | 8/16-BIT FLASH MCU FAMILY WITH RAM. EEPROM AND J1850 BLPD |
| ST92F120V1 | 8/16-BIT FLASH MCU FAMILY WITH RAM. EEPROM AND J1850 BLPD |
| ST92F150JD | ST9 - 8/16-BIT SINGLE VOLTAGE FLASH MCU FAMILY WITH RAM. E3 TM (EMULATED EEPROM). CAN 2.0B AND J1850 BLPD |
| ST92F150JV1 | Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST92F120-EPB/US | 功能描述:可擦除可編程ROM ST9 可擦除可編程ROM PROG RoHS:否 制造商:Maxim Integrated 類型: 存儲容量:1024 bit 組織:1 K x 1 接口類型: 工作電流:5 uA 編程電壓: 工作電源電壓:2.8 V to 6 V 最大工作溫度:+ 85 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:TO-92 |
| ST92F120V1Q7 | 功能描述:8位微控制器 -MCU Flash 128K SPI/I2C RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| ST92F120V9Q7 | 功能描述:8位微控制器 -MCU RO 511-ST92F150CV1QB RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| ST92F124R9TB | 功能描述:8位微控制器 -MCU Flash 64K SCI/SPI/I2 RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| ST92F124V1QB | 功能描述:8位微控制器 -MCU Flash 128K 2SCI/SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。