參數(shù)資料
型號(hào): ST92195B7
廠商: 意法半導(dǎo)體
英文描述: 32-64K ROM HCMOS MCU WITH ON-SCREEN-DISPLAY AND TELETEXT DATA SLICER
中文描述: 32 - 64K的對(duì)光盤(pán)HCMOS與微控制器屏幕顯示和圖文電視數(shù)據(jù)限幅器
文件頁(yè)數(shù): 6/22頁(yè)
文件大?。?/td> 140K
代理商: ST92195B7
6/22
ST92195B - GENERAL DESCRIPTION
PIN DESCRIPTION
(Cont’d)
RESET
Reset (input, active low). The ST9+ is ini-
tialised by the Reset signal. With the deactivation
of RESET, program execution begins from the
Program memory location pointed to by the vector
contained in program memory locations 00h and
01h.
R/G/B
Red/Green/Blue Video color analog DAC
outputs.
FB
Fast Blanking. Video analog DAC output.
V
DD
Main power supply voltage (5V
±
10%, digital)
WSCF, WSCR
Analog pins for the VPS/WSS slic-
er . These pins must be tied to ground or not con-
nected.
V
PP
:
On EPROM/OTP devices, the WSCR pin is
replaced by V
PP
which is the programming voltage
pin. V
PP
should be tied to GND in user mode.
MCFM
Analog pin for the display pixel frequency
multiplier.
OSCIN, OSCOUT
Oscillator (input and output).
These pins connect a parallel-resonant crystal
(24MHz maximum), or an external source to the
on-chip clock oscillator and buffer. OSCIN is the
input of the oscillator inverter and internal clock
generator; OSCOUT is the output of the oscillator
inverter.
VSYNC
Vertical Sync Vertical video synchronisa-
tion input to OSD. Positive or negative polarity.
HSYNC/CSYNC
Horizontal/Composite sync Hori-
zontal or composite video synchronisation input to
OSD. Positive or negative polarity.
PXFM
Analog pin for the Display Pixel Frequency
Multiplier
AVDD3
Analog V
DD
of PLL.This pin must be tied
to V
DD
externally.
GND
Digital circuit ground.
AGND
Analog circuit ground (must be tied exter-
nally to digital GND).
CVBS1
Composite video input signal for the Tele-
text slicer and sync extraction.
CVBS2
Composite video input signal for the VPS/
WSS slicer. Pin AC coupled.
AVDD1, AVDD2
Analog power supplies (must be
tied externally to AVDD3).
TXCF
Analog pin for the Teletext slicer line PLL.
CVBSO, JTDO, JTCK
Test pins: leave floating.
TEST0
Test pins: must be tied to AVDD2.
JTRST0
Test pin: must be tied to GND.
Figure 3. 56-Pin Package Pin-Out
INT7/P2.0
RESET
P0.7
P0.6
P0.5
P0.4
P0.3
AIN4/P0.2
P0.1
P0.0
CSO/RESET0/P3.7
P3.6
P3.5
P3.4
B
G
R
FB
SDI/SDO/P5.1
SCK/INT2/P5.0
V
DD
JTDO
WSCF
V
PP
/WSCR
AVDD3
TEST0
MCFM
JTCK
P2.1/INT5/AIN1
P2.2/INT0/AIN2
P2.3/INT6/VS01
P2.4/NMI
P2.5/AIN3/INT4/VS02
OSCIN
OSCOUT
P4.7/PWM7/EXTRG/STOUT
P4.6/PWM6
P4.5/PWM5
P4.4/PWM4
P4.3/PWM3/TSLU/HT
P4.2/PWM2
P4.1/PWM1
P4.0/PWM0
VSYNC
HSYNC/CSYNC
AVDD1
PXFM
JTRSTO
GND
AGND
CVBS1
CVBS2
JTMS
AVDD2
CVBSO
TXCF
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
相關(guān)PDF資料
PDF描述
ST92195B5T1 32-64K ROM HCMOS MCU WITH ON-SCREEN-DISPLAY AND TELETEXT DATA SLICER
ST92E195B7B0 32-64K ROM HCMOS MCU WITH ON-SCREEN-DISPLAY AND TELETEXT DATA SLICER
ST92195B7B1 32-64K ROM HCMOS MCU WITH ON-SCREEN-DISPLAY AND TELETEXT DATA SLICER
ST92E195B7T0 32-64K ROM HCMOS MCU WITH ON-SCREEN-DISPLAY AND TELETEXT DATA SLICER
ST92195B7T1 32-64K ROM HCMOS MCU WITH ON-SCREEN-DISPLAY AND TELETEXT DATA SLICER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST92195B7B1 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:32-64K ROM HCMOS MCU WITH ON-SCREEN-DISPLAY AND TELETEXT DATA SLICER
ST92195B7T1 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:32-64K ROM HCMOS MCU WITH ON-SCREEN-DISPLAY AND TELETEXT DATA SLICER
ST92195C 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:48-96 Kbyte ROM HCMOS MCU WITH ON-SCREEN DISPLAY AND TELETEXT DATA SLICER
ST92195C3 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:48-96 Kbyte ROM HCMOS MCU WITH ON-SCREEN DISPLAY AND TELETEXT DATA SLICER
ST92195C3B1 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:48-96 Kbyte ROM HCMOS MCU WITH ON-SCREEN DISPLAY AND TELETEXT DATA SLICER