- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3762 > ST78C36CJ44TR-F (Exar Corporation)IC UART FIFO 16B 44PLCC PDF資料下載
參數(shù)資料
| 型號： | ST78C36CJ44TR-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 4/27頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC UART FIFO 16B 44PLCC |
| 標(biāo)準(zhǔn)包裝： | 500 |
| 特點： | * |
| FIFO's： | 16 字節(jié) |
| 規(guī)程： | 打印機(jī) |
| 電源電壓： | 5V |
| 帶并行端口： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 44-PLCC（16.59x16.59） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
ST78C36/36A
12
ECP/EPP PARALLEL PRINTER PORT WITH 16-BYTE FIFO
REV. 5.1.0
4.4.2
ECP REVERSE MODE (PDIR = 1)
PD[7:0] data and BUSY are latched into the FIFO and tag bit respectively at the trailing edge of -AUTOFD if
FIFO-F = 0. Timing is generated by controller logic that handshakes -ACK (peripheral) with -AUTOFD
(controller).
4.5
EPP MODE
This is ECR mode 100.
In this bi-directional mode, I/O writes will latch host output data at the trailing edge of -IOW, and peripheral
input data will be latched at the trailing edge of -SLCTIN or -AUTOFD. PDIR, and -STROBE are driven by the
state of -IOW (DCR bits 5 and 0 must be set low); -AUTOFD, INIT, and -SLCTIN are totem-pole.
EPP mode allows buffered access between the PC bus and the peripheral with timing provided by the
peripheral via BUSY handshake into IOCHRDY. I/O cycles with address 003 - 007 will immediately drive
IOCHRDY low. -STROBE will go low and PD[7:0] is allowed to change (write cycles) after BUSY has been low
for at least 60n second. (this delay may have elapsed prior to cycle initiation), immediately followed by a low
driven on -SLCTIN for address 003 or -AUTOFD (DATASTB*) for address 004 - 007 (read and write cycles).
When BUSY returns high for a minimum of 60n second, IOCHRDY and the active strobe will be driven high -
allowing the host to complete the I/O transaction.
To prevent a system stall, a 10 msecond TimeOut aborts the cycle if it expires before BUSY returns high. This
TimeOut also sets bit 0 of DCR, which is cleared by disabling EPP mode or writing a high to DCR bit 0.
4.6
TST MODE
This is ECR mode 110.
This mode allows data to be transferred (read or write in any direction) between the FIFO and host at address
400 or DMA without activating the control interface (no data is transferred to/from the peripheral). PDIR is
driven by DIR (can only be set in ECR mode 001); -AUTOFD, INIT, and -SLCTIN are totem-pole.
Performing I/O cycles in this mode allows software to test for the value of FIFOThreshold (FT) for both output
and input directions.
4.7
CFG MODE
This is ECR mode 111.
This mode enables I/O access to the configuration registers CONF-A and CONF-B and disables I/O access to
the FIFO.
4.7.1
IRQ
The module has four sources of interrupt which may be directed to -IRQ5, -IRQ7, -IRQ9 (see CONF-B) or
externally jumpered.
1.
When DCR bit 4 (AIE) is high and -ACK is low the interrupt is active.
2.
When ECP mode is active, if ECR bit 4 is low when ERROR transitions low or ECR bit 4 transitions low
when -Fault is low an interrupt pulse of at least 200n seconds will be generated.
3.
In FIFO modes (PPF, ECP, or TST) with ECR bit 3 (DMA) low, an interrupt pulse of at least 200n seconds
will be generated when ECR bit 2 (SI) is set low if there are at least 8 empty bytes in the FIFO and PDIR
= 0 or there are at least 8 filled bytes in the FIFO and PDIR = 1. This interrupt will automatically disable
itself by setting ECR bit 2 high.
4.
In FIFO modes (PPF, ECP, or TST) with (DMA request enabled), an interrupt pulse of at least 200n
seconds will be generated when TC is received if PD-ACK is low.
This interrupt will automatically disable itself and the DMA request by setting ECR bit 2 high.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR16L2550IMTR-F | IC UART FIFO 16B DUAL 48TQFP |
| XR16M780IL32-F | IC UART FIFO 64B 32QFN |
| XR68M752IL32TR-F | IC UART FIFO 64B DUAL 32QFN |
| ATMEGA168-15AT | MCU AVR 16K FLASH 15MHZ 32-TQFP |
| ST16C450CQ48TR-F | IC UART SINGLE 48TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST78C36CQ-0A-EVB | 功能描述:界面開發(fā)工具 Supports 78C36 64 ld TQFP, ISA Interface RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| ST78C36CQ64 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Exar Corporation 功能描述: |
| ST78C36CQ64-F | 功能描述:接口 - 專用 UART RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59 |
| ST78L05 | 制造商:SEMTECH_ELEC 制造商全稱:SEMTECH ELECTRONICS LTD. 功能描述:3-Terminal positive voltage regulator |
| ST78L05U | 制造商:SEMTECH_ELEC 制造商全稱:SEMTECH ELECTRONICS LTD. 功能描述:3-Terminal Positive Voltage Regulator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。