參數(shù)資料
型號: ST62T60C
廠商: 意法半導(dǎo)體
英文描述: 8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER, EEPROM AND SPI
中文描述: 8位檢察官辦公室/存儲器與阿微控制器/ D轉(zhuǎn)換器,安全復(fù)位,自動重加載定時器,EEPROM和的SPI
文件頁數(shù): 13/86頁
文件大小: 559K
代理商: ST62T60C
13/86
13
ST62T53C/T60C/T63C ST62E60C
MEMORY MAP
(Cont’d)
Additional Notes on Parallel Mode:
If the user wishes to perform parallel program-
ming, the first step should be to set the E2PAR2
bit. From this time on, the EEPROM will be ad-
dressed in write mode, the ROW address will be
latched and it will be possible to change it only at
the end of the programming cycle, or by resetting
E2PAR2 without programming the EEPROM. Af-
ter the ROW addressis latched, the MCU can only
“see” the selected EEPROM row and any attempt
to write or read other rows will produce errors.
The EEPROM should not be read while E2PAR2
is set.
As soon as the E2PAR2 bit is set, the 8 volatile
ROW latches are cleared. From this moment on,
the user can load data in allor in part ofthe ROW.
Setting E2PAR1 will modify the EEPROM regis-
ters corresponding to the ROW latches accessed
after E2PAR2. For example, if the software sets
E2PAR2 and accesses the EEPROM by writing to
addresses 18h, 1Ah and 1Bh, and then sets
E2PAR1, these three registers will be modified si-
multaneously; the remaining bytes in the row will
be unaffected.
Note that E2PAR2 is internally reset at the end of
the programming cycle. This implies that the user
must setthe E2PAR2bit betweentwo parallel pro-
gramming cycles. Note that if the user tries to set
E2PAR1 while E2PAR2 is not set, there will be no
programming cycle and the E2PAR1 bit will be un-
affected. Consequently, the E2PAR1bit cannot be
set if E2ENA is low. The E2PAR1 bit can be setby
the user, only if the E2ENA and E2PAR2 bits are
also set.
Notes
: The EEPROM page shall not be changed
through the DRBR register when the E2PAR2 bit
is set.
EEPROM Control Register (EECTL
)
Address: EAh
Reset status: 00h
Read/Write
Bit 7 =
D7
: Unused.
Bit 6=
E2OFF
:Stand-by EnableBit.WRITE ONLY.
If thisbitis settheEEPROM isdisabled(anyaccess
will bemeaningless) andthepower consumptionof
the EEPROM is reduced to its lowest value.
Bit 5-4 =
D5-D4
: Reserved.MUST be kept reset.
Bit 3 =
E2PAR1
: Parallel Start Bit. WRITE ONLY.
Once inParallelMode,assoonastheuser software
sets the E2PAR1 bit, parallel writing of the 8 adja-
cent registers will start. Thisbit is internally resetat
the end of the programming procedure. Note that
less than8 bytes can bewritten if required, the un-
defined bytes being unaffected by the parallel pro-
grammingcycle;thisisexplainedingreater detail in
the Additional Notes on Parallel Mode overleaf.
Bit 2 =
E2PAR2
: Parallel Mode En. Bit. WRITE
ONLY. This bit must be set by the user program in
order to perform parallel programming. If E2PAR2
is set and the parallel start bit (E2PAR1) is reset,
up to 8 adjacent bytes can be written simultane-
ously. These 8 adjacent bytes are considered as a
row, whose address lines A7, A6, A5, A4, A3 are
fixed while A2, A1 and A0 are the changing bits, as
illustrated in Table 4. E2PAR2 is automatically re-
set at the end of any parallel programming proce-
dure. It can be reset by the user software before
starting the programming procedure, thus leaving
the EEPROM registers unchanged.
Bit 1 =
E2BUSY
: EEPROM Busy Bit. READ ON-
LY. This bit is automatically set by the EEPROM
control logic when the EEPROM is in program-
ming mode. The userprogram should test it before
any EEPROM read or write operation; any attempt
to access the EEPROM while the busy bit is set
will be aborted and the writing procedure in
progress will be completed.
Bit 0 =
E2ENA
: EEPROM Enable Bit.WRITE ON-
LY. This bit enables programming of the EEPROM
cells. It must be set before any write to the EEP-
ROM register. Any attempt to write to the EEP-
ROM when E2ENA is low is meaningless and will
not trigger a write cycle.
The EEPROM is disabled as soon as a STOP in-
struction is executed in order to achievethe lowest
power-consumption.
7
0
D7
E2O
FF
D5
D4
E2PA
R1
E2PA
R2
E2BU
SY
E2E
NA
相關(guān)PDF資料
PDF描述
ST62T63C 8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER, EEPROM AND SPI
ST63E69 8-Bit EPROM HCMOS MCUs For Digital Controlled Multi Frequency Monitor(應(yīng)用于數(shù)字控制的多頻顯示器的8位EPROM HCMOS微控制器)
ST63T69 8-Bit EPROM HCMOS MCUs For Digital Controlled Multi Frequency Monitor(應(yīng)用于數(shù)字控制的多頻顯示器的8位EPROM HCMOS微控制器)
ST63E85 8-Bit EPROM/OTP MCUs With On-Screen-Display For TV Tuning(應(yīng)用于電視調(diào)諧帶屏幕顯示的8位EPROM/OTP微控制器)
ST63E87 8-Bit EPROM/OTP MCUs With On-Screen-Display For TV Tuning(應(yīng)用于電視調(diào)諧帶屏幕顯示的8位EPROM/OTP微控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST62T60CB6 功能描述:8位微控制器 -MCU OTP EPROM 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST62T60CB6 制造商:STMicroelectronics 功能描述:8BIT MCU OTP 4K+EEPROM 62T60 DIP
ST62T60CM3 制造商:STMicroelectronics 功能描述:MCU 8BIT ST6 CISC 3884BYTE EPROM 5V 20SOIC - Rail/Tube
ST62T60CM6 功能描述:8位微控制器 -MCU OTP EPROM 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST62T60CM6/TR 制造商:STMicroelectronics 功能描述: 制造商:STMicroelectronics 功能描述:ST62T60CM6/TR - Tape and Reel