參數(shù)資料
型號(hào)： ST62E01CD3
英文描述： MICROCONTROLLER|8-BIT|ST6200 CPU|CMOS|DIP|16PIN|CERAMIC
中文描述： 單片機(jī)| 8位| ST6200的CPU |的CMOS |雙酯| 16PIN |陶瓷
文件頁(yè)數(shù)： 55/82頁(yè)
文件大?。?/td> 870K
代理商： ST62E01CD3
55/82
ST62T18C/E18C
U. A. R. T
(Cont’d)
4.5.4 Data Reception
The UART continuously looks for a falling edge on
the input pin whenever a transmission is not ac-
tive. Once an edge is detected it waits 1 bit time (8
states) to accommodate the Start bit, and then as-
sembles the following serial data stream into the
data register. First 8 bit are stored into the UART
Data Register, while the additionnal 9th bit is
stored into the LSB of the UART Control Register
in case of the 11-bit frame MCU option has been
selected. When the 10-bit frame option is selected,
the parity of the 8 received bit is automatically writ-
ten into the LSB of the UART Control Register
(PTYEN bit).
After all bit have been received, the Receiver waits
for the duration of one bit (for the Stop bit) and
then transfers the received data into the buffer reg-
ister, allowing a following character to be received.
The interrupt flag RXRDY is set to 1 as the data is
transferred to the buffer register and, if enabled,
will generate an interrupt.
Figure 33. Data Sampling Points
If a transmission is started during the course of a
reception, the transmission takes priority and the
reception is stopped to free the resources for the
transmission. This implies that a handshaking sys-
tem must be implemented, as polling of the UART
to detect reception is not available.
4.5.5 Interrupt Capabilities
Both reception and transmission processes can in-
duce interrupt to the core as defined in the inter-
rupt section. These interrupts are enabled by set-
ting TXIEN and RXIEN bit in the UARTCR register,
and TXMT and RXRDY flags are set accordingly
to the interrupt source.
4.5.6 Registers
UART Data Register (UARTDR)
Address: D6h, Read/Write
Bit7-Bit0.
UART data bits
. A write to this register
loads the data into the transmit shift register and
triggers the start of transmission. In addition this
resets the transmit interrupt flag TXMT. A read of
this register returns the data from the Receive
buffer. If the automatic even parity computation is
set (Bit PTYEN set), D7 must be cleared to 0 be-
fore transmission. Only the 7 LSB D0..D6 contain
the data to be sent.
Warning
. No Read/Write Instructions may be
used with this register as both transmit and receive
share the same address
Table 19. Baudrate Selection
VR02010
1 BIT
0
1
2
3
4
5
6
7
8
SAMPLES
7
0
D7
D6
D5
D4
D3
D2
D1
D0
BR2
BR1
BR0
f
INT
Division
Baud Rate
f
INT
= 8MHz
1200
2400
4800
9600
19200
31200
38400
76800
f
INT
= 4MHz
600
1200
2400
4800
9600
15600
19200
38400
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
6.656
3.328
1.664
832
416
256
208
104
55
相關(guān)PDF資料
PDF描述
ST62E18CF1 8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. A/D CONVERTER. 8-BIT AUTO-RELOAD TIMER. UART. OSG. SAFE RESET AND 20 PINS
ST62E20BF1 8-BIT MICROCONTROLLER
ST62E25BF1 8-BIT MICROCONTROLLER
ST62E94F1 IC PSRAM 32MB 54-VFBGA
ST62P18CB1 8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. A/D CONVERTER. 8-BIT AUTO-RELOAD TIMER. UART. OSG. SAFE RESET AND 20 PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST62E01CD3/CCC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
ST62E01CD6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
ST62E01CD6/CCC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
ST62E01CF1 功能描述:8位微控制器 -MCU UV EPROM 2K No Intrf RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST62E01F1/HWD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*