- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382551 > ST6263BB3 (意法半導(dǎo)體) 8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, EEPROM AND SPI PDF資料下載
參數(shù)資料
| 型號： | ST6263BB3 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, EEPROM AND SPI |
| 中文描述： | 8位檢察官辦公室/存儲器與阿微控制器/ D轉(zhuǎn)換器，自動重加載定時器，EEPROM和的SPI |
| 文件頁數(shù)： | 29/75頁 |
| 文件大?。?/td> | 540K |
| 代理商： | ST6263BB3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
29/75
ST62T53B/T60B/T63B ST62E60B
IINTERRUPTS
(Cont’d)
3.4.3 Interrupt Option Register (IOR)
The Interrupt Option Register (IOR) is used to en-
able/disable the individual interrupt sources and to
select the operating mode of the external interrupt
inputs. This register is write-only and cannot be
accessed by single-bit operations.
—
Write Only
Reset status: 00h
Bit 7, Bits 3-0 = Unused
Bit 6 =
LES
: Level/Edge Selection bit
When this bit is set to one, the interrupt source #1
is level sensitive. When cleared to zero the edge
sensitive mode for interrupt request is selected.
Bit 5 =
ESB
: Edge Selection bit
The bit ESB selects the polarity of the interrupt
source #2.
Bit 4 =
GEN
: Global Enable Interrupt When this bit
is set to one, all interrupts are enabled. When this
bit is cleared to zero all the interrupts (excluding
NMI) are disabled.
When the GEN bit is low, the NMI interrupt is ac-
tive but cannot cause a wake up from STOP/WAIT
modes.
This register is cleared on reset.
3.4.4 Interrupt sources
Interrupt sources available on these MCUs are
summarized in theTable 11 with associated mask
bit to enable/disable the interrupt request.
Table 11.Interrupt Requests and Mask Bits
7
0
-
LES
ESB
GEN
-
-
-
-
Peripheral
Register
Address
Register
C8h
D4h
D1h
Mask bit
Masked Interrupt Source
Interrupt
vector
GENERAL
TIMER
A/D CONVERTER
IOR
TSCR1
ADCR
GEN
ETI
EAI
OVIE
CPIE
EIE
SPIE
ORPAn-DRPAn
ORPBn-DRPBn
ORPCn-DRPCn
All Interrupts, excluding NM
I
TMZ: TIMER Overflow
EOC: End of Conversion
OVF: AR TIMER Overflow
CPF: Successful compare
EF: Active edge on ARTIMin
SPRUN: End of Transmission
PAn pin
PBn pin
PCn pin
Vector 4
Vector 4
AR TIMER
ARMC
D5h
Vector 3
SPI
Port PAn
Port PBn
Port PCn
SPIMOD
ORPA-DRPA
ORPB-DRPB
ORPC-DRPC
E2h
C0h-C4h
C1h-C5h
C2h-C6h
Vector 2
Vector 1
Vector 1
Vector 2
29
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST6253BM6 | Replaced by PT78HT253 : 5.25Vout 2A Wide Input Positive Step-Down ISR 3-SIP MODULE -40 to 85 |
| ST6253CB3 | Replaced by PT78HT253 : 5.25Vout 2A Wide Input Positive Step-Down ISR 3-SIP MODULE -40 to 85 |
| ST6253CB6 | Replaced by PT78HT253 : 5.25Vout 2A Wide Input Positive Step-Down ISR 3-SIP MODULE -40 to 85 |
| ST6253CM1 | Replaced by PT78HT265 : 6.5Vout 2A Wide Input Positive Step-Down ISR 3-SIP MODULE -40 to 85 |
| ST6253CM3 | Replaced by PT78HT265 : 6.5Vout 2A Wide Input Positive Step-Down ISR 3-SIP MODULE -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST6263BB3/XXX | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER, EEPROM AND SPI |
| ST6263BB6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, EEPROM AND SPI |
| ST6263BB6/XXX | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER, EEPROM AND SPI |
| ST6263BM1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER, EEPROM AND SPI |
| ST6263BM1/XXX | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER, EEPROM AND SPI |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。