- 您現在的位置：買賣IC網 > PDF目錄382551 > ST6253CB3 (意法半導體) Replaced by PT78HT253 : 5.25Vout 2A Wide Input Positive Step-Down ISR 3-SIP MODULE -40 to 85 PDF資料下載
參數資料
| 型號： | ST6253CB3 |
| 廠商： | 意法半導體 |
| 英文描述： | Replaced by PT78HT253 : 5.25Vout 2A Wide Input Positive Step-Down ISR 3-SIP MODULE -40 to 85 |
| 中文描述： | 8位檢察官辦公室/存儲器與阿微控制器/ D轉換器，安全復位，自動重加載定時器，EEPROM和的SPI |
| 文件頁數： | 14/75頁 |
| 文件大?。?/td> | 540K |
| 代理商： | ST6253CB3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
14/75
ST62T53B/T60B/T63B ST62E60B
1.4 PROGRAMMING MODES
1.4.1 Option Byte
The Option Byte allows configuration capability to
the MCUs. Option byte’s content is automatically
read, and the selected options enabled, when the
chip reset is activated.
It can only be accessed during the programming
mode. This access is made either automatically
(copy from a master device) or by selecting the
OPTION BYTE PROGRAMMING mode of the pro-
grammer.
The option byte is located in a non-user map. No
address has to be specified.
EPROM Code Option Byte
PROTECT
. This bit allows the protection of the
software contents against piracy. When the bit
PROTECT is set high, readout of the OTP con-
tents is prevented by hardware. No programming
equipment is able to gain access to the user pro-
gram. When this bit is low, the user program can
be read.
EXTCNTL
. This bit selects the External STOP
Mode capability. When EXTCNTL is high, pin NMI
controls if the STOP mode can be accessed when
the watchdog is active. In addition, PB0 is forced
as open drain output. When EXTCNTL is low, the
STOP instruction is processed as a WAIT as soon
as the watchdog is active.
PB2-3 PULL
. When set this bit removes pull-up at
reset on PB2-PB3 pins. When cleared PB2-PB3
pins have an internal pull-up resistor at reset.
PB0-1 PULL
. When set this bit removes pull-up at
reset on PB0-PB1 pins. When cleared PB0-PB1
pins have an internal pull-up resistor at reset.
WDACT
.This bit controls the watchdog activation.
When it is high, hardware activation is selected.
The software activation is selected when WDACT
is low.
DELAY
. This bit enables the selection of the delay
internally generated after pin RESET is released.
When DELAY is low, the delay is 2048 cycles of
the oscillator, it is of 32768 cycles when DELAY is
high.
OSCIL
. When this bit is low, the oscillator must be
controlled by a quartz crystal, a ceramic resonator
or an external frequency. When it is high, the oscil-
lator must be controlled by an RC network, with
only the resistor having to be externally provided.
D0
. Reserved. Must be cleared to zero.
The Option byte is written during programming ei-
ther by using the PC menu (PC driven Mode) or
automatically (stand-alone mode)
1.4.2 Program Memory
EPROM/OTP programming mode is set by a
+12.5V voltage applied to the TEST/V
PP
pin. The
programming flow of the ST62E60B/T60B and
ST62T63B is described in the User Manual of the
EPROM Programming Board.
The
MCUs
can
be
ST62E6xB EPROM programming tools available
from SGS-THOMSON.
programmed
with
the
Table 5.ST62E60B/T60B Program Memory Map
Device Address
Table 6. ST62T53B/T63B Program
Memory Map
Device Address
Note
: OTP/EPROM devices can be programmed
with
the
development
SGS-THOMSON
(ST62E6X-EPB
ST626X-KIT).
tools
available
from
or
1.4.3 EEPROM Data Memory(except ST62T53B)
EEPROM datapagesaresupplied inthevirginstate
FFh. Partial ortotalprogramming of EEPROM data
memory canbe performed either through the appli-
cation software, or through an external program-
mer. Any SGS-THOMSON tool used for the pro-
gram memory (OTP/EPROM) can also be used to
program the EEPROM data memory.
7
0
PRO-
TECT
EXTC-
NTL
PB2-3
PULL
PB0-1
PULL
WDACT DELAY OSCIL
-
Description
0000h-007Fh
0080h-0F9Fh
0FA0h-0FEFh
0FF0h-0FF7h
0FF8h-0FFBh
0FFCh-0FFDh
0FFEh-0FFFh
Reserved
User ROM
Reserved
Interrupt Vectors
Reserved
NMI Interrupt Vector
Reset Vector
Description
0000h-087Fh
0880h-0F9Fh
0FA0h-0FEFh
0FF0h-0FF7h
0FF8h-0FFBh
0FFCh-0FFDh
0FFEh-0FFFh
Reserved
User ROM
Reserved
Interrupt Vectors
Reserved
NMI Interrupt Vector
Reset Vector
14
相關PDF資料 |
PDF描述 |
|---|---|
| ST6253CB6 | Replaced by PT78HT253 : 5.25Vout 2A Wide Input Positive Step-Down ISR 3-SIP MODULE -40 to 85 |
| ST6253CM1 | Replaced by PT78HT265 : 6.5Vout 2A Wide Input Positive Step-Down ISR 3-SIP MODULE -40 to 85 |
| ST6253CM3 | Replaced by PT78HT265 : 6.5Vout 2A Wide Input Positive Step-Down ISR 3-SIP MODULE -40 to 85 |
| ST6253CM6 | Replaced by PT78HT265 : 6.5Vout 2A Wide Input Positive Step-Down ISR 3-SIP MODULE -40 to 85 |
| ST6263BM3 | 8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, EEPROM AND SPI |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ST6253CB3/XXX | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER, EEPROM AND SPI |
| ST6253CB6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER, EEPROM AND SPI |
| ST6253CB6/XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| ST6253CM1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER, EEPROM AND SPI |
| ST6253CM1/XXX | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER, EEPROM AND SPI |
發(fā)布緊急采購，3分鐘左右您將得到回復。