- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383838 > ST203S12PFJ0 Stratix II GX FPGA 90K FPGA-35 PDF資料下載
參數(shù)資料
| 型號： | ST203S12PFJ0 |
| 英文描述： | Stratix II GX FPGA 90K FPGA-35 |
| 中文描述： | 1200伏第320逆變晶閘管采用TO - 209AB（到93）封裝 |
| 文件頁數(shù)： | 3/9頁 |
| 文件大?。?/td> | 174K |
| 代理商： | ST203S12PFJ0 |
ST203C..C Series
Bulletin I25176 rev. B 04/00
www.irf.com
3
V
TM
V
T(TO)1
Low level value of threshold
voltage
V
T(TO)2
High level value of threshold
voltage
r
t
1
slope resistance
Max. peak on-state voltage
1.72
I
TM
= 600A, T
J
= T
J
max, t
p
= 10ms sine wave pulse
Low level value of forward
r
t
2
High level value of forward
slope resistance
I
H
I
L
Maximum holding current
600
T
J
= 25
°
C, I
T
> 30A
T
J
= 25
°
C, V
A
= 12V, Ra = 6
,
I
G
= 1A
Typical latching current
1000
Parameter
ST203C..C
Units
Conditions
On-state Conduction
1.17
(16.7% x
π
x I
T(AV)
< I <
π
x I
T(AV)
), T
J
= T
J
max.
1.22
(I >
x I
T(AV)
), T
J
= T
J
max.
V
0.92
(16.7% x
π
x I
T(AV)
< I <
π
x I
T(AV)
), T
J
= T
J
max.
0.83
(I >
π
x I
T(AV)
), T
J
= T
J
max.
m
mA
di/dt
Max. non-repetitive rate of rise
of turned-on current
T
J
= T
J
max., V
DRM
= rated V
DRM
I
TM
= 2 x di/dt
T
J
= 25
°
C, V
DM
= rated V
DRM
,
I
TM
= 50A DC, t
p
= 1μs
Resistive load, Gate pulse: 10V, 5
source
T
J
= T
J
max,
I
TM
= 300A, commutating di/dt
= 20A/μs
V
R
= 50V, t
p
= 500μs, dv/dt: see table in device code
Switching
Parameter
ST203C..C
Units
Conditions
1000
A/μs
t
d
Typical delay time
0.8
Min
20
Max
30
dv/dt
Maximum critical rate of rise of
off-state voltage
Max. peak reverse and off-state
leakage current
T
= T
max. linear to 80% V
DRM
, higher value
available on request
I
RRM
I
DRM
Parameter
ST203C..C
Units
Conditions
Blocking
500
V/
μ
s
40
mA
T
J
= T
J
max, rated V
DRM
/V
RRM
applied
P
GM
P
G(AV)
I
GM
Maximum peak gate power
60
Maximum average gate power
10
Max. peak positive gate current
10
A
T
J
= T
J
max, t
p
≤
5ms
+V
GM
Maximum peak positive
gate voltage
-V
GM
Maximum peak negative
gate voltage
I
GT
Max. DC gate current required
to trigger
V
GT
Max. DC gate voltage required
to trigger
Max. DC gate current not to trigger
I
GD
V
GD
20
mA
Max. DC gate voltage not to trigger
0.25
V
Triggering
Parameter
ST203C..C
Units
Conditions
20
5
V
T
J
= T
J
max, t
p
≤
5ms
200
mA
3
V
T
J
= 25
°
C, V
A
= 12V, Ra = 6
T
J
= T
J
max., rated V
DRM
applied
t
q
Max. turn-off time
μs
W
T
J
= T
J
max, f = 50Hz, d% = 50
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST2044 | Stratix II FPGA 130K FBGA-1020 |
| ST20450-X40S | Stratix II FPGA 130K FBGA-780 |
| ST20GP1 | MAX 7000 CPLD 256 MC 208-PQFP |
| ST20GP6 | MAX 7000 CPLD 256 MC 208-RQFP |
| ST25C02AB1 | IC FLEX 6000 FPGA 16K 144-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST-2040-SP | 制造商:Molex 功能描述: |
| ST2041BDR | 功能描述:電源開關(guān) IC - 配電 Active Lo Curent Ltd Pwr Disti Switch RoHS:否 制造商:Exar 輸出端數(shù)量:1 開啟電阻（最大值）:85 mOhms 開啟時(shí)間（最大值）:400 us 關(guān)閉時(shí)間（最大值）:20 us 工作電源電壓:3.2 V to 6.5 V 電源電流（最大值）: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOT-23-5 |
| ST-2041-SP | 制造商:Molex 功能描述: |
| ST2042 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:CURRENT LIMITED POWER DISTRIBUTION SWITCHES |
| ST2042_07 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Enhanced power switch |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。