參數資料
| 型號： | ST16C550CJ44TR-F |
| 廠商： | Exar Corporation |
| 文件頁數： | 35/35頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC UART FIFO 16B SGL 44PLCC |
| 標準包裝： | 500 |
| 特點： | * |
| 通道數： | 1，UART |
| FIFO's： | 16 字節(jié) |
| 電源電壓： | 2.97 V ~ 5.5 V |
| 帶故障啟動位檢測功能： | 是 |
| 帶調制解調器控制功能： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 供應商設備封裝： | 44-PLCC（16.59x16.59） |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | ST16C550CJ44TR-F-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁
ST16C550
9
Rev. 5.01
Table 2, INTERNAL REGISTER DECODE
A2
A1
A0
READ MODE
WRITE MODE
General Register Set (THR/RHR, IER/ISR, MCR/MSR, LCR/LSR, SPR):
0
Receive Holding Register
Transmit Holding Register
0
1
Interrupt Enable Register
0
1
0
Interrupt Status Register
FIFO Control Register
0
1
Line Control Register
1
0
Modem Control Register
1
0
1
Line Status Register
Reserved
1
0
Modem Status Register
Reserved
1
Scratchpad Register
Baud Rate Generator Registers (DLL/DLM). Accessible only when LCR bit-7 is set to 1.
0
LSB of Divisor Latch
0
1
MSB of Divisor Latch
FIFO Operation
The 16 byte transmit and receive data FIFO’s are
enabled by the FIFO Control Register (FCR) bit-0.
With 16C550 devices, the user can set the receive
trigger level but not the transmit trigger level. The
receiver FIFO section includes a time-out function to
ensure data is delivered to the external CPU. An
interrupt is generated whenever the Receive Holding
Register (RHR) has not been read following the load-
ing of a character or the receive trigger level has not
been reached.
Time-out Interrupts
When two interrupt conditions have the same priority,
it is important to service these interrupts correctly.
Receive Data Ready and Receive Time Out have the
same interrupt priority (when enabled by IER bit-0).
The receiver issues an interrupt after the number of
characters have reached the programmed trigger level.
In this case the ST16C550 FIFO may hold more
characters than the programmed trigger level. Fol-
lowing the removal of a data byte, the user should
recheck LSR bit-0 for additional characters. A Re-
ceive Time Out will not occur if the receive FIFO is
empty. The time out counter is reset at the center of
each stop bit received or each time the receive
holding register (RHR) is read (see Figure 10, Re-
ceive Time-out Interrupt). The actual time out value is
T (Time out length in bits) = 4 X P (Programmed word
length) + 12. To convert the time out value to a
character value, the user has to consider the com-
plete word length, including data information length,
start bit, parity bit, and the size of stop bit, i.e., 1X,
1.5X, or 2X bit times.
Example -A: If the user programs a word length of 7,
with no parity and one stop bit, the time out will be:
T = 4 X 7( programmed word length) +12 = 40 bit times.
The character time will be equal to 40 / 9 = 4.4
characters, or as shown in the fully worked out ex-
相關PDF資料 |
PDF描述 |
|---|---|
| XR16M570IL32TR-F | IC UART FIFO 16B 32QFN |
| AT89C51IC2-RLRIM | IC MCU FLASH 8051 32K 5V 44-VQFP |
| XR16L580IMTR-F | IC UART FIFO 16B 48TQFP |
| XR16M580IB25TR-F | IC UART FIFO 16B 25BGA |
| XR16L580IL24TR-F | IC UART FIFO 16B 24QFN |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ST16C550CP40 | 功能描述:UART 接口集成電路 SINGLE UART W/16 BYTE FIFO RoHS:否 制造商:Texas Instruments 通道數量:2 數據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| ST16C550CP40-F | 功能描述:UART 接口集成電路 SINGLE UART W/16 BYTE FIFO RoHS:否 制造商:Texas Instruments 通道數量:2 數據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| ST16C550CP40-F | 制造商:Exar Corporation 功能描述:IC UART INTERFACE 1.5Mbps 5.5V DIP-40 |
| ST16C550CQ-0A-EVB | 功能描述:界面開發(fā)工具 Supports C550 48 ld TQFP, ISA Interface RoHS:否 制造商:Bourns 產品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| ST16C550CQ48 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Exar Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。