參數(shù)資料
型號: ST16C2552CJ44
廠商: EXAR CORP
元件分類: Serial IO/Communication Controller
英文描述: 2 CHANNEL(S), 4M bps, SERIAL COMM CONTROLLER, PQCC44
封裝: PLASTIC, LCC-44
文件頁數(shù): 37/38頁
文件大?。?/td> 447K
代理商: ST16C2552CJ44
ST16C2552
6
2.97V TO 5.5V DUAL UART WITH 16-BYTE FIFO
REV. 4.2.1
1.0
PRODUCT DESCRIPTION
The 2552 provides serial asynchronous receive data synchronization, parallel-to-serial and serial-to-parallel
data conversions for both the transmitter and receiver sections. These functions are necessary for converting
the serial data stream into parallel data that is required with digital data systems. Synchronization for the serial
data stream is accomplished by adding start and stops bits to the transmit data to form a data character
(character orientated protocol). Data integrity is ensured by attaching a parity bit to the data character. The
parity bit is checked by the receiver for any transmission bit errors. The electronic circuitry to provide all these
functions is fairly complex especially when manufactured on a single integrated silicon chip. The 2552
represents such an integration with greatly enhanced features. The 2552 is fabricated with an advanced
CMOS process.
The 2552 is an upward solution that provides a dual UART capability with 16 bytes of transmit and receive
FIFO memory, instead of none in the 16C2450. The 2552 is designed to work with high speed modems and
shared network environments, that require fast data processing time. Increased performance is realized in the
2552 by the transmit and receive FIFO’s. This allows the external processor to handle more networking tasks
within a given time. For example, the ST16C2450 without a receive FIFO, will require unloading of the RHR in
93 microseconds (This example uses a character length of 11 bits, including start/stop bits at 115.2 Kbps). This
means the external CPU will have to service the receive FIFO less than every 100 microseconds. However
with the 16 byte FIFO in the 2552, the data buffer will not require unloading/loading for 1.53 ms. This increases
the service interval giving the external CPU additional time for other applications and reducing the overall
UART interrupt servicing time. In addition, the 4 selectable receive FIFO trigger interrupt levels is uniquely
provided for maximum data throughput performance especially when operating in a multi-channel
environment. The FIFO memory greatly reduces the bandwidth requirement of the external controlling CPU,
increases performance, and reduces power consumption.
The 2552 is capable of operation up to 4 Mbps with a 64 MHz clock. With a crystal or external clock input of
14.7456 MHz the user can select data rates up to 921.6 Kbps.
The rich feature set of the 2552 is available through internal registers. Selectable receive FIFO trigger levels,
selectable TX and RX baud rates, and modem interface controls are all standard features. Following a power
on reset or an external reset, the 2552 is software compatible with the 16L2752 and 16C2852.
相關(guān)PDF資料
PDF描述
ST16C552CJ68 2 CHANNEL(S), SERIAL COMM CONTROLLER, PQCC68
ST16C554DCJ68 4 CHANNEL(S), 1.5M bps, SERIAL COMM CONTROLLER, PQCC68
ST1803DHI High Voltage Fast-Switching NPN Power Transistor(高電壓快速開關(guān)NPN功率晶體管)
ST180S16P1PBF 314 A, 1600 V, SCR, TO-209AB
ST1W008S4A 8 CONTACT(S), MALE, PCMCIA CONNECTOR, SOLDER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST16C2552CJ44-F 功能描述:UART 接口集成電路 2.97V-5.5V 16B FIFO temp 0C to 70C; UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
ST16C2552CJ44TR 制造商:Rochester Electronics LLC 功能描述: 制造商:Exar Corporation 功能描述:
ST16C2552CJ44TR-F 功能描述:UART 接口集成電路 DUAL UART W/16BYTE FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
ST16C2552CQ48 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UART
ST16C2552IJ 制造商:Exar Corporation 功能描述:2 CHANNEL(S), 4M bps, SERIAL COMM CONTROLLER, PQCC44