- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9709 > SSTUAF32868BHLF (IDT, Integrated Device Technology Inc)IC REG BUFFER 28BIT DDR2 176BGA PDF資料下載
參數(shù)資料
| 型號： | SSTUAF32868BHLF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 3/22頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC REG BUFFER 28BIT DDR2 176BGA |
| 產(chǎn)品變化通告： | Product Discontinuation 09/Dec/2011 |
| 標(biāo)準(zhǔn)包裝： | 208 |
| 邏輯類型： | 1:1、1:2 可配置寄存緩沖器 |
| 電源電壓： | 1.7 V ~ 1.9 V |
| 位數(shù)： | 28 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 176-TFBGA |
| 供應(yīng)商設(shè)備封裝： | 176-CABGA（6x15） |
| 包裝： | 托盤 |
ICSSSTUAF32868B
28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
COMMERCIAL TEMPERATURE GRADE
28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
11
ICSSSTUAF32868B
7102/2
Terminal Functions
Terminal Name
Electrical
Characteristics
Description
GND
Ground Input
Ground
VDD
1.8V nominal
Power Supply Voltage
VREF
0.9V nominal
Input Reference Clock
CLK
Differential Input
Positive Master Clock Input
CLK
Differential Input
Negative Master Clock Input
C
LVCMOS Input
Configuration Control Inputs - Register A or Register B
RESET
LVCMOS Input
Asynchronous Reset Input. Resets registers and disables Vref data
and clock differential-input receivers.
CSGEN
LVCMOS Input
Chip select gate enable – When high, D1-D28 inputs will be latched
only when at least one chip select input is low during the rising edge
of the clock. When low, the D1-D28 inputs will be latched and
redriven on every rising edge of the clock.
D1 - D28
SSTL_18 Input
Data Input. Clocked in on the crossing of the rising edge of CLK
and the falling edge of CLK.
DCS0, DCS1
SSTL_18 Input
Chip select inputs – These pins initiate DRAM address/command
decodes, and as such at least one will be low when a valid
address/command is present. The Register can be programmed to
redrive all D inputs (CSGEN high) only when at least one chip select
input is low. If CSGEN, DCS0, and DCS1 inputs are high, D1-D28
inputs will be disabled.
DCKE0, DCKE1
SSTL_18 Input
The outputs of this register bit will not be suspended by the DCS0
and DCS1 controls
DODT0, DODT1
SSTL_18 Input
The outputs of this register bit will not be suspended by the DCS0
and DCS1 controls
PAR_IN
SSTL_18 Input
Parity Input arrives one cycle after corresponding data input
Q1 - Q28
1.8V CMOS
Data Outputs that are suspended by the DCS0 and DCS1 controls
QCS0, QCS1
1.8V CMOS
Data Output that will not be suspended by the DCS0 and DCS1
controls
QCKE0, QCKE1
1.8V CMOS
Data Output that will not be suspended by the DCS0 and DCS1
controls
QODT0, QODT1
1.8V CMOS
Data Output that will not be suspended by the DCS0 and DCS1
controls
QERR
Open Drain Output
Output Error bit, generated one cycle after the corresponding data
output
NC
No Connection
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-J7H-MX-F1 | CONVERTER MOD DC/DC 52V 75W |
| TRS202CPWR | IC DVR/RCVR RS232 ESD DL 16TSSOP |
| VE-J74-MX-F3 | CONVERTER MOD DC/DC 48V 75W |
| VI-B4D-MW-F2 | CONVERTER MOD DC/DC 85V 100W |
| VE-J74-MX-F2 | CONVERTER MOD DC/DC 48V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SSTUAF32868BHLFT | 功能描述:IC REG BUFFER 28BIT DDR2 176BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| SSTUAF32869AHLF | 功能描述:IC REGIST BUFF 25BIT DDR2 150BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| SSTUAF32869AHLFT | 功能描述:IC REGIST BUFF 25BIT DDR2 150BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| SSTUB32864 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.8 V configurable registered buffer for DDR2-800 RDIMM applications |
| SSTUB32864AHLF | 功能描述:IC REGIST BUFF 25BIT DDR2 96-BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。